DIGITAL HARDWARE Lee01	A DECIMAL NUMBER HAS SO UNIQUE VALUES 0-9 ("BASE 50") (2)
WHAT is "HARDWARE"?	AFTER SINGLE DIGIT VALUES RUN OUT, DOUBLE DIGITS START DOUBLE DIGITS START WITH 1 AS THE MOST SIGNIFICANT DIGIT, THEN 2, OFC:
- in EE, it has two meanings: ON-CHIP & OFF-CHIP - ON-CHIP is what is interpreted; a cincuit that is part of a chip and neares a specific purpose, or a cincuit that is part of a chip and can be neconfigured to rease different purposes (nucle as an FPGA) - OFF-CHIP are the individual components, not interported, that can be combined into a cincuit to serve a specific	The Binary There are any The Unique values: $D = 1$ ("Base 2")
WHAT is " <u>Digital</u> "? - EVERY CIRWIT THAT DEALS WITH DISCRETE VALUES - W FE, VALUES (AN BE DISCRETE DR. CONTINUOUS	AFTER SINGLE DIGIT VALUES RUN OUT, DOUBLE DIGITS START DOUBLE DIGITS START WITH I AS THE MOST SIGNIFICANT DIGIT in BINARY, THE DIGIT IS REFEREND TO AS "BIT ("ZILLARY DIGIT") WE REFER TO THE LEFT- MOST BIT AS MOST SIGNIFICANT BIT (MSB)
(A SWITCH) (A DIMMER) IT is easier to wild circuits that Distinguish two values => High/LOW, W/OFF	$ \begin{array}{c c} 0 \\ 1 \\ \hline 1 \\ 1 \\ \hline 1 \\ 1 \\ 1 \\ 1 \\ 1 \\ 1 \\ 1 \\ 1 \\ 1 \\ 1 \\$
+ I ON DISCRETE, BINARY I OHF DISCRETE, BINARY WE MUST FIND A WAY TO REPRESENT VALUES (HUMBERS) IN DIGITAL, BINARY FORMAT	nour nour (111) 1011 etc out out (111) 1011 etc nourout (1101)
NUMBER REPRESENTATIONS & CONVERSION	11110 11110 1111 Namedt Namedt
WE NEED TO REPRESENT WHAT MAKES SENSE TO US; WITH A FORMAT THAT A MACHINE (A CIACUIT).	[1] O (0011] (LSB) $[1] O (0011]$

• INTEGER DECIMALS REPRESENT A SUM OF POWERS OF LO EX: $1967 = 1 \times 10^3 + 9 \times 10^2 + 6 \times 10^1 + 7 \times 10^2$ EX: $1967 = 1 \times 10^3 + 9 \times 10^2 + 6 \times 10^1 + 7 \times 10^2$ EX: $1967 = 1 \times 10^3 + 9 \times 10^2 + 6 \times 10^1 + 7 \times 10^2$ EX: $1967 = 1 \times 10^3 + 9 \times 10^2 + 6 \times 10^1 + 7 \times 10^2$ EX: $1967 = 1 \times 10^3 + 9 \times 10^2 + 6 \times 10^1 + 7 \times 10^2$ EX: $1967 = 1 \times 10^3 + 9 \times 10^2 + 6 \times 10^1 + 7 \times 10^2$ EX: $1967 = 1 \times 10^3 + 9 \times 10^2 + 6 \times 10^1 + 7 \times 10^2$ EX: $1967 = 1 \times 10^3 + 9 \times 10^2 + 6 \times 10^1 + 7 \times 10^2$ EX: $1967 = 1 \times 10^3 + 9 \times 10^2 + 6 \times 10^1 + 7 \times 10^2$ EX: $1967 = 1 \times 10^3 + 9 \times 10^2 + 6 \times 10^1 + 7 \times 10^2$ EX: $1967 = 1 \times 10^3 + 9 \times 10^2 + 6 \times 10^1 + 7 \times 10^2$ EX: $1967 = 1 \times 10^3 + 9 \times 10^2 + 6 \times 10^2 + 7 \times 10^2$ EX: $1967 = 1 \times 10^2 + 9 \times 10^2 + 9$	from and Example given Above, it follows that The number 111 (Base 2) Can be interpreted as a decimal (Base do) by an addition of Powers of 2.
• LIKEWISE, INTEGER BINALY NUMBERS REPRESENT A SUM	$1/x = 2^{2} + 1/x = 2^{1} + 1/x = 2^{2} = 4 + 2 + 1 = 7$
$E_{x}: 1101 = 1 \times 2^{3} + 1 \times 2^{2} + 0 \times 2^{4} + 1 \times 2^{6}$	111 bimany Let's donualize it
= 8 + 4 + 0 + 1 = 13	$Binary B_{M} = b b \cdots b b$
. BINARY is the lowest level format that machines understand	\dots
LETTERS, ADDRESSES, NVMBORS ARE ALL REPRESENTED in This FORMAT In ECERAT WE WILL START WITH INTEGER NUMBERS AND THEIR	DECIMPL UNSIGNED $D_n = b \cdot 2 + b \cdot 2 + \cdots + b \cdot 2 + b \cdot 2$ UNSIGNED INTEGER
REPRESENTATION IN BINARY. SO WE NEED TO FIND A WAY TO CONVERT BETWEEN FOTANTIS	Ex: $1101 = 1 \times 2 + 1 \times 2 + 0 \times 2 + 1 \times 2^{\circ}$ bit 3. bit 0 = 8 + 4 + 0 + 1 = 13 UNSIGNED integer
TIKE REPRESENTATION OF DECIMAL INTEGERS IN BINARY IS DONE THROUGH A DIRECT MAPPING BETWEEN THE TWO BASES BASE JO BASE Z Notice a few things: DECIMAL BINARY Notice a few things:	If WE NOW HAVE A LARGER DECIMAL NUMBER TO CONVERT INTO. BINARY, WE DIVIDE SUCCESSIVELY BY 2 & RECORD THE REMAINDER DECIMAL The (1, 2 ⁿ⁻¹), (1, 2 ⁿ⁻²), (1, 2 ⁿ) (1, 2 ^o)
	U = (0 - 2) +
2 10 Use need a minimum of 3 Bits to represent ALL 8 values 3 11. $4 100$ $8 \iff 2^3$ 101	$\frac{B}{Z} = \left(b_{n-1} 2 \cdot b_{n-2} + (b_{n-2} \cdot 2 \cdot b_{n-3}) + \cdots + (b_{1} 2 \cdot b_{n-2} \cdot b_{n-3}\right)$
6 110 # unique Numerical 7 117, decimal velves Base (2)	$\frac{B}{4} = (b_{M-1}^{n-3}) + (b_{M-2}^{n-4}) + \dots + (b_{2}^{n-2}) $
a: How many unique integer decimals com one represent with 64 Bits? 64	Let'S TRY IT 16^{2} Let'S TRY IT 16^{2} LSB 0^{3} 2^{3} $\Rightarrow 1101_{b}^{2} = 13_{d}$ 1^{1} 1^{2} 1^{1} 2^{3} 1^{1} 2^{3}

⊕ A THIRD NUMERICAL REPRESENTATION is ALSO COMMONLY found in Digital Systems: HEXADECIMAL (BASE 16) ECE 24! 4561 [16 10 D 1 HEX	ECE241 6 2023
-32; 285 16 136 16 10 16	• • •
$-\frac{128}{125}, \frac{12}{125}, \frac{14}{125}, \frac{14}{10}, \frac{11}{100}, \frac{100}{100}, \frac{100}{$	•
Jo 6 Bit representation	
it is very common to use they when the machine architecture	
MAKES USE OF WIDE, MULTIBIT WORDS -> 32, 64 5.1	
- it provides a shorter representation significant	
QNE CAN CONFIRM THE BUNGESE MATTING OF 456) BY CONVERTING	Directly
IN BASE 16 WE HAVE IG UNIQUE SYMBOLS, SO WE NEED 4 BATS TO REPRESENT EACH	
4561 2 05 2280 2	
$\begin{array}{cccccccccccccccccccccccccccccccccccc$	
$\begin{bmatrix} 1 & 00 & \frac{30}{14} & \frac{1}{570} \\ \hline & & & \\ \hline \\ \hline$	
9 1.001 19 .0001 1001	
A = 1,010 = 14,0001,1010 = 4414,1010 = 0 = 0.5 = 0.2 + 1 = 0.00000 = 0.00000 = 0.00000 = 0.00000 = 0.00000 = 0.00000 = 0.00000 = 0.00000 = 0.00000 = 0.00000 = 0.0000000 = 0.00000 = 0.00000000	
B 1011 18 wor 1011 are FB the 1011 100	
D - 1 + 0 + 0 + 0 + 0 + 0 + 0 + 0 + 0 + 0 +	
$E 1110$ 1E 0001 1110 . $E 11111 1110$. μsB . Lsb . Ls	• •
f = 1.11.1	• •
Birlz Birl Birz Birl Biro	• •
() (DANNERT BETWEED) BASES	LIE HAVE
$D_{1} = 13 \text{ bec.} 13/2 \qquad \Rightarrow D_{2} = 13 = 1101 \qquad \text{bits bits bits} \text{bits} b$	U. 1. Bir 1 Bir 2
Hex 1.6 2 Hex Dec Bin 1.6 $1.$	
· MsB	• •

t(£241
IN DECIMAL (Base 10), when we multiply by 10, we shift. The (7).
NUMBER TO THE LEFT & ADD & ZERO.
· · · · · · · · · · · · · · · · · · ·
LIKEWIGE WHEN WE MULTIPLY AN UNSIGNED, INTEGER BINNRY NUMBER BY Z. WE SHIPT THE BITS
TO THE LEPT BY ONE PLACE \$ 400 A 2500
$\begin{array}{cccccccccccccccccccccccccccccccccccc$
$2 \cdot \cdot \cdot \cdot 3 \cdot \cdot \cdot \cdot 4 \cdot \cdot \cdot 2 \cdot \cdot \cdot (2^{1} \cdot 2^{1}) \cdot $
Similarly WEDWER A BASE TO NUMBER BY 10 12E SHIFT THE
NUMBER RIGHT.
TO DIVIDE AN UNSIGNED, INTEGER BINARY NUMBER BY 2, WE SHIFT THE BITS TO
THE RIGHT BY WE PLACE
0 0 0 1 0 0 0 1 1 1 0 1 0 1 0 0 1 = 1101
0 0 0 0 1 0 0 0 1 1
0 8 E 8 (2280)
NOTE WELL THAT SOME PRECISION is LOST! (can you afford That?)

MODULE 2_{1} LOGIC CIRWITS (1) Say we have a switch x , such that when x is open $x=0$ and 2023 when x is cased, $x=1$	Andormer Possibility R x_1 $L = 0$ i_4 $x = 1$ x_2 $L = 1$ i_5 $x = 0$ 2023
is our input variable, that when changed will produce/cause chances in sutput	$(auestion: uhy THE RESISTOR?)$ $L = \infty L = 1 \times L = 1 $
$\begin{array}{c} \begin{array}{c} \begin{array}{c} \begin{array}{c} \end{array} \\ \end{array} \\ \end{array} \\ \end{array} \\ \end{array} \\ \begin{array}{c} \end{array} \\ \end{array} \\ \end{array} \\ \begin{array}{c} \end{array} \\ \end{array} \\ \begin{array}{c} \end{array} \\ \end{array} \\ \end{array} \\ \begin{array}{c} \end{array} \\ \end{array} \\ \begin{array}{c} \end{array} \\ \end{array} \\ \end{array} \\ \begin{array}{c} \end{array} \\ \end{array} \\ \begin{array}{c} \end{array} \\ \end{array} \\ \end{array} \\ \end{array} \\ \begin{array}{c} \end{array} \\ \end{array} \\ \end{array} \\ \begin{array}{c} \end{array} \\ \end{array} $	$L \simeq \overline{\mathcal{L}}$ (\mathcal{R} BAR) MORE COMPLEX OPERATIONS CAN BE EXPRESSED WITH THIS NOTIGITION
We can write $L = \pi$, to say when switch is open (x=0), Light is off (L=0) and when switch is closed (x=1), Light is on (L=1)	$\mathcal{U}_{\lambda_{1},\lambda_{2}} = \mathcal{U}_{1} + \mathcal{U}_{2} \longrightarrow \overline{\xi}(x_{1},x_{2}) = \overline{\mathcal{U}_{1} + \mathcal{U}_{2}}$
THIS IS A LOCIC EXPRESSION, WHERE L IS A LOGIC FUNCTION OF 7C, THE BOOLEAN VARIABLE - A BOOLEAN VARIABLE CAN DULY HAVE THE VALUES O \$ 1 WE CAN NOW CREATE MORE CONFREX EXPRESSIONS, WITH MULTIPLE VARIABLES SWITCH SWITCH	- DRAWING LIALVITS LAW GET COMPLICATED, SO WE'LL USE SYMBOLS TO REPRESENT THE CORRESPONDING CIRCUIT AND A A A A A A A A A A A A A A A A A A
$L = 1 \text{iff} \chi_1 = 1 \chi_2 = 1$	$g = A.B$ $f = A+B$ $f = \overline{A}$
WE WRITE $L = \chi_1 \text{AND} \chi_2$ $L = \chi_1 \chi_2$ $L = \chi_1 \chi_2$	AS THE CIAWITS AND EXPRESSIONS GAON MORE COMPLEX, A TRUTH TABLE IS THE. TOOL THAT WILL PROVIDE A VISUAL REPRESENTATION OF HOW THE INPUTS AND AUTPUTS RELATE.
$L_{ik} E_{ik} $	$\frac{1}{\chi_1} \frac{\chi_2}{\chi_2} \frac{\chi_1 \cdot \chi_2}{\chi_1 \cdot \chi_2} \frac{\chi_1 + \chi_2}{\chi_1 + \chi_2} \qquad \text{NOTE: ALL VALUES $$$ (OMBINATIONS)}$
$L=1 \text{ when } \underline{\text{either}} \cdot \chi_1 \text{ OR } \chi_2 \text{ Are closed}$	$\begin{array}{c c c c c c c c c c c c c c c c c c c $
$\begin{array}{c} \begin{array}{c} \begin{array}{c} \end{array} \\ \end{array} $	Look @ channel "In QUE LESSON". You], be -"How TRANSISTORS TO MATH"

ECE 241	WE TYPICALLY ANALYZE A GIVEN LOGIC LIRCUIT USING ONLY	ECE 241
AT THIS POINT, LET'S LOOK AT WHAT THIS ALL MEANS ELECTRICALLY (3) 2023	THE LOGIC LEVEL REPRESENTATION AND BUILDING A TRUTH THESE	(4) 2023
- THERE ARE TWO TYPES OF ELECTRONIC DEVICES: ACTIVE AND PASSIVE	$\chi_{1} = \frac{1}{2} \left(\frac{1}{2} + \frac{1}{2} \right) \left(\frac{1}{2} + \frac{1}{2} + \frac{1}{2} \right) \left(\frac{1}{2} + \frac{1}{2}$	
· ACTIVE DEVICES NEED TO "BE FED", THAT is they NEED A POWER SUPPLY TO FUNCTION	$\begin{array}{c} \chi_{2} \\ \chi_{2} \\ \chi_{3} \\ \chi_{4} \\ \chi_{5} \\$	
- TRANSISTORS ME ACTIVE DEVICES, SO EVERY DEVICE COMPRISED OF TRANSISTORS		
is also active; They NEED A POWER SUPPLY TO FUNCTION	0 1 0 1	
EX: LOGIC GATES, OPERATIONAL AMPLIFIERS, MICROCONTROLLERS,	ALL POSSIBLE INPUT VALUES ARE LISTED ON THE	
MICROPPOLESSORS, FPGAS PASSIVE DEVICES TO NOT NEED & POWRZ SUPPLY TO MAKE THEM WORK	TRUTH TAGE, as well as all possible outputs Produced 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0	
EX: RESISTORS, CAPACITORS, WOULTORS, DioDES	$\underbrace{NOTE}_{T} \left\{ \text{ will BE 1 ONLY when } \mathcal{X}_3 \text{ is } 1 \xrightarrow{AWD} \left \begin{array}{c} 1 & 1 & 0 \\ 1 & 1 & 1 \end{array} \right \right\}$	
- LOGIC GATES NEED A VOLTAGE SOURCE TO WORK. (ACTIVE). DEPENDING	- if X2 is zeen The sutput will be zeen;	
ON THE TECHNOLOGY USED, SUPPLY WILL BE SV of 3.3V	TEDES NOT MATTER WHAT I di Y - ARE	
- THIS VOLTAGE DETERMINES THE LEVELS AT WHICH THE LOGIC CATES WILL INTERPRET WHAT IS "HIGH" (1) or "LOW" (0).	[MORE COMPLEX EXAMPLE HERE]	
- CONSIDER THE CIRCUIT, WHICH USES & SV POWER SUPPLY	LET US ANALYZE A 1-BIT ADDER, A.K.A HALF ADDER (A CIRWIT THAT ADDS	2. Brits)
$V_{1} \begin{array}{c} t_{1} t_{2} t_{3} t_{4} \\ \hline \\ \\ \\ \\ \\ \\ \\ \\ \\ \\ \\ \\ \\ \\ \\ \\ \\ $	How ARE TWO BATS ADDED? \overrightarrow{O} \overrightarrow{O} $\overrightarrow{1}$ $\overrightarrow{+}$ $\overrightarrow{0}$ $\overrightarrow{+}$ $\overrightarrow{1}$ $\overrightarrow{+}$ $\overrightarrow{0}$	$\frac{1}{1}$
· · · · · · · · · · · · · · · · · · ·		200
$A \sim D$	$\frac{4}{3} \frac{1}{5} \frac{1}$	DRAY ONE
$\cdot \cdot $		• •
VZ 1 4, 4, 4, 4, 4, ASSUME FOR NOW THAT VALUES/LEVELS	L = 0 in the set of a set of the set o	
	s_1 s_0	• •

Let us describe this Behaviour with a teuth Node	Ecezai	NOTICE FROM THE CIRCUIT THAT
inputs functions	2023	2023 2023
a b a b s_1 s_2 $s_1 = 1$ 9NLY WHEN $a = 1$ AND	b-1	The output is low
(S-ab)		THis is i.
	• • • • • •	C C C C C C C C C C C C C C C C C C C
$s_1 = s_0 = 1$ $0 = 1$ $p_2 = s_1(a,b) = a_2$		
HULF ADDRE 1 1 1 0 5 (0,1)= 0,1=0		
(a, b) = 0, (a,		b
$\cdots \cdots $		
Similarly, So= 1 WHEN a=0 AND b= 1		
$a=1 \text{and} b=0 \cdots \cdots \cdots$		
THEOREMS $\left[s_{a} = \overline{a}b + a\overline{b} \right] = \overline{a}b + a\overline{b}$		WE CAN REDRAW THE CIRWIT a
		5 · · · · · · · · · · · · · · · · · · ·
	τοιτι	
LET VS TEST IF THIS WARKS 5 (9,1) = 0.1=0	THE	
$\int S_{-}(p_{1}) - \overline{O}_{-}(1 + 0) \overline{I} = 1.1 + 0.0 - 0.0$	· · · · · · · · · · · · · · · · · · ·	
		THE XOR GATE FUNCTIONS SIMILARLY TO UPSTAIRS DOWNSTATES LIGHT SWITCHES
$\begin{cases} \cdot \\ \cdot \cdot \cdot \cdot \cdot \cdot \cdot \cdot $	· · · · · · · · · · · · · · · · · · ·	CONTEOLLING THE SAME LIGHT.
(50(1,1) = 1.1 + 1.1 = 0.1 + 1.0 = 0	,	ANOTHER VERY COMMONLY USED COTE IS THE NAND CARE
WITH THE TOUR TARKE AND THE TWO DEPLYED EQUATIONS WE (AD)	,	(AN AND OPERATION PLUS & NOT OPERATION)
BUILD A CIRCUIT TO IMPLEMENT THAT	,	$ \cdot \cdot$
	,	$a = \frac{1}{2} - $
a		
So the so	• • • • •	WE WILL SEE NEXT THAT THE NAND GATE LAN BE COMBINED
b - + Do - who	• • • • •	WITH OTHER NAND GETTED TO BUILD ANY OTHER LOGIC GATES
		EXERCISE: BUILD AN XOR GATE WITH NOWD GATES
· · · · · · · · · · · · · · · · · · ·		
	• • • • •	



3 BOOLEAN ALGEBRA &		- BASED ON THE AXIOMS & RULES, WE HAVE IDENTITIES & PROPBETIES	ECE 241 © Zo23
VENN DIAGRAMS	• • •	$(5) x \cdot y = y \cdot x \qquad \qquad x + y = y + x \qquad \qquad$	
	• • •	ASSOCIATIVE	• •
- WE WILL APPLY THE ALGEBRA CREATED BY GENERICE DUVLE TO DESTRIN & ANALYSE	• • •	$\textcircled{0} \chi(\dot{y},\dot{z}) = (\chi,\dot{y}),\dot{z} \qquad \chi(\dot{y}+z) = (\dot{\chi}+\dot{y})+\dot{z}$	• •
- LOOK UP: "THE LAWS OF THOUGHT by GEORGE BOOLE	• • •	Distributive	• •
	• • •	(12) (32) (34) = (34) = (34) + (34) = (34) + (34) = (34) + (34) = (34) + (34) + (34) = (34) +	• •
- WE SAW THE OPERATIONS AND, OR, NOT, XOR AS THEY OPERATED ON BINARY VARIA	ibles		∛
· WE WILL LALL THESE BOOLEAN VARIABLES NOW	• • •	\dot{x} \dot{y} \dot{z} (y_1, y_2) (h)	RHS
• TWO VALUES DAILY: D - 1 EALSE _ TRUE LOW - HIGH	• • •		Ó
LI BODIERA A ALLER AL ENGON ALCERER THERE ARE BASIC ASSUMPTIONS (AXIONS) AND RULES	••••		Ö 👘
THAT MUST BE FOLLOWED	• • •		<i>ö</i> ' '
DUALITY: GIVEN A LOGIC EXPRESSION	• • •		1
A SUBAR	iercs .	· · · · · · · · · · · · · · · · · · ·	1.
	• • •	· · · · · · · · · · · · · · · · · · ·	1
(2 + 1) = (1	• • •	· · · · · · · · · · · · · · · · · · ·	J
$(3) P_{1} = 1 P_{2} = 2 A = 0 A = 0$	• • •	· · · · · · · · · · · · · · · · · · ·	1
(4) if x = 0		$IRV = 2/1 P0 \ 3/2 2 \ 1$	
$\frac{1}{2} = \frac{1}{2} + \frac{1}$	S.,	$\frac{1}{1} = \frac{1}{1} = \frac{1}$	• •
	• • •		• •
$\frac{1}{2} = \frac{1}{2} + \frac{1}{2} \frac{1}$	• • •	(13) $\chi + \chi \cdot \chi = \chi$ $\chi \cdot (\chi + \chi) = \chi$ COVER	NG
$(0, x; 1 = x, 2,, x^{(+)}) = (x^{(+)}) = (x^{(+)$	• • •	$(\overline{14}) \mathcal{X} \cdot \mathcal{Y} + \mathcal{X} \cdot \overline{\mathcal{Y}} = \mathcal{X} \qquad (\mathcal{X} + \mathcal{Y}) (\mathcal{X} + \overline{\mathcal{Y}}) = \mathcal{X} \qquad COMBINIT$	intra
(3) (3)	• • •		ייי <mark>וי</mark> א
$(\mathbf{y}, \mathbf{x}; \mathbf{x} \in \mathbf{y}, \mathbf{y}; \mathbf{x} \in \mathbf{y}, \mathbf{y}; \mathbf{x} \in \mathbf{y}, \mathbf{y}; \mathbf{x} \in \mathbf{x}; \mathbf{x} \in \mathbf{y}; \mathbf{x} \in \mathbf{x}; \mathbf{x} \in \mathbf{x}; \mathbf{x} \in \mathbf{x}$	• • •		• •
$(\mathcal{Y}, \mathcal{K} \in \mathcal{K}, \dots)$	• • •	(15) $\overline{\chi}, \overline{\eta} = \overline{\chi} + \overline{\eta}$ ($\overline{\chi} + \eta = \overline{\chi}, \overline{\eta}$ DE MORGAN	s S
(NOTICE) THERE IS MUCH SIMILARITY BETWEEN BODLESN OPERATION	 K	THEOREM	• •
AND ARITHMETIC OPERATIONS	• • •	IN BOLLED ALLEBRA THE PRECEDENCE IC NOT AND DE	• •
THE SLAVE SYMBOLS ME BEING USED I - OG	• • •	PARENTHESES PRECEDE ALL BUT BE (MODILING THE HIGH THE	• •
$-\underline{1} + \underline{2} + \underline{1} +$	• • •	(LON FUGINE 1)	• •
	• • •		• •

	ECE 241 VENINI NIACDAL	tæ241 ·
A MULL WA BE MULLICHAN S THEOREM		2023
$\chi \cdot \eta = \chi + \eta$ NAND	WE USE THEM TO REPRESENT BOOL	and varingles. And operations.
$ = \frac{n}{2} = \frac$	$\frac{1}{\chi_{\star}}$	えは5 0015が起こ
$x \rightarrow x \rightarrow y \rightarrow $	$\overline{\chi} + \overline{\mu}$ χ is inside	
8-00-2 = 9-02		· · · · · · · · · · · · · · ·
"BUOBLE PUSH"		
BUBBLE GOES FROM INPUT TO OUTPUT, GATE CHANCES FROM	Nano Gate (Avio)	x + y (0r)
$\begin{array}{cccccccccccccccccccccccccccccccccccc$	LET'S REVISIT DE MORCAN'S THEORE	$M: \overline{X} \cdot \overline{Y} = \overline{X} + \overline{Y}$
$DUAL: \overline{\chi + \chi} = \overline{\chi} \cdot \overline{\chi}$		
$\begin{array}{c} n \\ n $		
		T.y IRUS
NOR GANE		
WE WILL SHOW LATER THAT ANY LOGIC GATE (ALL FE MADE	PE Nasib (19785	
WE WILL SHOW LATER THAT ANY LOGIC GATE CAN BE MADE	DF NAND GARRS	
WE WILL SHOW LATER THAT ANY LOGIC GATE CAN BE MADE NOW LET'S SEE HOW TO REPRESENT VARIABLES WITH VENN DIAGAD	PF NAWD GARBS	



4 SUM OF PRODUCTS / PRODUCT OF SUMS	$\begin{array}{c ccccccccccccccccccccccccccccccccccc$
LET US DESIGN A SYSTEM WITH WHAT WE KNOW SO FM.	iq (!si & sz & sz) neturn reve; 1 1 0 1 elereit (si & !sz & sz) neturn reve; 1 1 0 1
I NEED TO DETECT WAS IN A ROW. IF I DETERMINE I HAVE TWO ON MORE WAS, I WILL SWITCH ON	else and the state of the state
A LEFT TURN LIGHT. I HAVE THREE SENSORS AVAILABLE TO PROVIDE ME WITH THE SIGNALLING TO MAKE	
My Decision	REFORE WE PROCEED TO ANOTHER EXAMPLE, LET US SEE THE APPROPRIATE TERMINDLOGY
operation): No light if 1 un or less light on if 2 or More Cas	· PRODUCT TERM - is ANY TERM WITH AN AND OPERATION
	. MINTERM _ is a PRODUCT TERM. THAT INCLUDES ALL INTUTS TO A FUNCTION
	so, f(x, y, z) has 8 minteens
$ g_{1} _{s_{1}} = 0 = 0 = 0$	top our freedious training trader
q_{1}^{μ} s_{2} 0 0 1 0 $L = \overline{s_{1}} s_{2} s_{3} + s_{1} s_{2} \overline{s_{3}} + s_{1} s_{2} s_{3}$	χy_{3} (MINTERM χy_{3} (χy_{1})
$\begin{bmatrix} r - 4 \\ s & 0 \end{bmatrix} = \begin{bmatrix} r $	0 0 0 X. y. z M. 0 0 0 0 M.
1 0 0 0 CAN WE TO BETTER? RECALL THAT $(x + x = x)$	
$\begin{array}{c ccccccccccccccccccccccccccccccccccc$	0 1 1 \overline{x} \overline{y} \overline{z} \overline{u} \overline{z} 1 0 0 \overline{u} \overline{u} \overline{u} \overline{z} \overline{u} \overline{u} \overline{u} \overline{z} \overline{u}
$L = (\overline{S}_1 + S_1)S_2S_3 + (S_2 + S_2)S_1S_3 + (S_3 + S_3)S_1S_2$	
THEREFORE (L= S2S3 + S1S3 + S1S2) WHY IS THIS BETTER?	
	from THE TRUTH TABLE, I WAS SAY f= MO. O+ M1. O + M2. O + M1. 1
	$+ m_4 \cdot 0 + m_5 \cdot 1 + m_6 \cdot 1 + m_7 \cdot 1$
(+) SUM OF PRODUCTS & PRODUCT OF SUMS	
	$ \begin{array}{c} \begin{array}{c} \begin{array}{c} \begin{array}{c} \end{array} \\ \end{array} \\ \end{array} \\ \end{array} \\ \begin{array}{c} \end{array} \\ \end{array} \\ \end{array} \\ \begin{array}{c} \end{array} \\ \end{array} \\ \end{array} \\ \begin{array}{c} \end{array} \\ \end{array} \\ \end{array} \\ \begin{array}{c} \end{array} \\ \end{array} \\ \end{array} \\ \end{array} \\ \begin{array}{c} \end{array} \\ \end{array} \\ \end{array} \\ \end{array} \\ \begin{array}{c} \end{array} \\ \end{array} $
- from the TRUTH TABLE WE BUILT, WE USED THE ROWS WHERE ((OUTPUT) = 1	$1(y y) = \overline{y}$
- me could there used f (outest) = 0 as mell	((° {), \2, 0, 1)
	· SUM OF PROBULTS (SOP) is a SUM of PRODULT TERMS
NOTE THAT THIS TO DUIVALENT TO LIKITING CODE BALLED ON THE TANTY TABLE USING BOOLEN VALIABLES S1, S2, S3	· · · · · · · · · · · · · · · · · · ·

• CANONICAL FORM SOP - 11 is a UNIQUE EXPRESSION OF 4 FUNCTION WHERE EACH PRODUCT TRAM is a miniterm	ECE241 3 2023	THE IDEA IS ALWAYS TO MUNIMIZE THE NUMBER OF LATES USED TO IMPLEMENT A PARTICULAR FUNCTION. So "BETTER" => "LESS COSTLY"	EUEZ41 (4) 2023
so, $f = \overline{\lambda} y 3 + \lambda y 3 + \lambda y 3 + \lambda y 3$ is in canonical f		AND COST = $# GATTES + # INPUTS$	· · · ·
Example constrates this touth table $f(x,y) = 1.440 + 1.441 + 0.442 + 1.441 + 0.441 +$	1. m3	COST OF CANONICAL SOP	
$\frac{\mathcal{R}}{\mathcal{O}} = \frac{\mathcal{G}}{\mathcal{O}} + \frac{\mathcal{G}}{\mathcal{O}$	ical -7 ALL	$Cost_c = 3 Gold + 6 INPUT + 2 NOT + 2 INPUT \frac{1 NOT + 1 INPUT}{1 NOT + 1 INPUT}$	
$\begin{array}{c ccccccccccccccccccccccccccccccccccc$	MiNTBEMS)	$\frac{+102 + 3i \text{ JPUT}}{(0557c. = 6 GRATES + 11 imput} = 2 GARES + 3i \text{ JMPUT}}$ (5)	· · · ·
THIS CIRCUIT IMPLEMENTS THE FUNCTION (EXPRESSED From THE TRUTH TROLE).		• SUM TERM R+y, x+y+z (awy OR TERM) • MAXTERM - A SUM TERM INCLUDING ALL INPUTS	· · ·
LAN WE MAKE THIS "BETTER"?		for our Previous Truth Table.	
$f(x,y) = x y + \overline{x} \overline{y} + \overline{x} y$	· · · · · · ·	$\frac{\mathcal{X}}{\mathcal{Y}} = \frac{\mathcal{X}}{\mathcal{Y}} = \frac{\mathcal{X}}{\mathcal{Y}$	
$f(x,y) = xy + \overline{xy} + \overline{xy}$	••••	$\begin{array}{cccccccccccccccccccccccccccccccccccc$	
THEN. $f_i(x, y) = y(x, \overline{x}) + \overline{n}(\overline{y} + y)$	· · · · ·	$\begin{array}{cccccccccccccccccccccccccccccccccccc$	
$\Rightarrow f(x,y) = y + \overline{x} \qquad \qquad$	OR &	(apital) = TTr	1(0,1,2,4)
("SYNTHESIS")		PRODUCT OF SUMS (POS) -> AND OF ALL OR TERMS (CANONICAL POS - UNIQUE EXPRESSION WHERE EACH TERM is A MAXTERM -	

EXAMPLE: is THIS SOP on POS? EXPRESS $f(x, y, z) = (x + y)(y + z)$ is carbonical Postorm (5) 20023	TO SUMMARIZE
RECALL a+bc = (a+b)(a+c)	• SUM OF PRODUCTS (SOP)
$\lambda_{2} = \left[(\pi + y) + 3\overline{3} \right] \left[\pi \overline{x} + (y + 3) \right] = (\pi + y + 3)(\pi + y + \overline{3})(\pi + y + 3)(\pi + y + 3)$	\rightarrow uses Minterms \rightarrow $f = \sum_{i=1}^{n} (minterms where f=1)$
$f = (x+y+z)(x+y+\overline{z})(\overline{x}+y+z)$	(AND) OR (AND) MAND NAND RECALL DE MORCAN
EXAMPLE	$\chi = \frac{1}{N_{AWD}}$ $\overline{Ny} = \overline{x} + \overline{y}$
express $f(a,b,c) = \overline{a}b + c$ in canonical SOP form Ly need to make all inputs show up	$= D_{2}$
$\begin{cases} = \bar{a}b(c+\bar{c}) + (\bar{a}+a)(\bar{b}+b)c \\ 1 & 1 \\ 1 & 1 \end{cases}$	$= D_{0} - T_{0} + \cdots = D_{0} - T_{0} - \cdots$
$c \xrightarrow{c=0 \rightarrow \text{out} = 1}_{\text{out}} c=1 \rightarrow \text{out} = 1$	PRODUCT OF SUMS (ROS)
EXAMPLE: GIVEN THE TRUTH TAGLE, EXPRESS & in SOP & POS	- it is the AND of 22 Terms, for which f=0
$\frac{\mathcal{R}}{\mathcal{O}} \xrightarrow{\mathcal{O}} \frac{\mathcal{F}}{\mathcal{O}} \xrightarrow{\mathcal{O}} \xrightarrow{\mathcal{O}} \xrightarrow{\mathcal{O}} \frac{\mathcal{F}}{\mathcal{O}} \xrightarrow{\mathcal{O}} $	- USES. MAXTERMS -> $f = TT (MAXTERMS WHERE f = 0)$
$\begin{array}{c ccccccccccccccccccccccccccccccccccc$	$(OR) (AND (OR) \longrightarrow NOR NOR$ RECALL DE MORGAN
$\overline{\chi}y + \chi y + \chi \overline{y} + \chi y$	$y \longrightarrow \overline{x+y} = \overline{x}, \overline{y} \longrightarrow \overline{y+y} = \overline{x}, \overline{y} \longrightarrow \overline{y}$
$\frac{1}{4 = 9 + x} \leftarrow \int EiTHER SOP(\{z\}) \propto Pos(\{z=0\})$	D_{1}
POS -> = N + Y WILL FULLY REPRESENT THE SYSTEM FUNCTIONALITY	Der Dorde "Dorde"
man i ma uniti	

ECE 241	• • • •	ECE 241
EXAMPLE: GIVEN THE LOGIC FUNCTION (7) 4) PRESENT & CIRCUIT FOR POS, USING ONLY HOR 2023 4) PRESENT & CIRCUIT FOR POS, USING ONLY HOR	GARES	
$f_{-}(\alpha,b,c) = \sum_{i=1}^{n} m_{i}(1,3,5,6,7) + \dots + \sum_{i=1}^{n} m_{i}(1,3,5,7) + \dots + \sum_{i=1}^{n} m_{i}$		2023
$\alpha = \alpha + $		• •
1) BUILD THE TRUTH TABLE THAT CHARACTERIZES THE SYSTEM	5-12-2-	· 4.
clues: $a_1, 6, c = 3$ inputs $\sum_{i=1}^{n} a_i = 3$ inverts $\sum_{i=1}^{n} a_i = 3$ inverts	-Dost	
(2		• •
$\frac{a + a}{b + c} = \frac{a + a}{b + c}$ $ExamPLE = Express f(x_1, y_1, z) = (x + y)(y + z) i J POS$	CANONICAL FORM	
0 0 1 1 min $f = \overline{abc} + \overline{abc} + \overline{abc} + \overline{abc} + \overline{abc}$	· · · · · ·	• •
$0 \ 1 \ 0 \ 0 \ 0 \ 0 \ 0 \ 0 \ 0 \ 0 \ $	EVERY FACTOR OF THE	equation
$\frac{1}{100} \frac{1}{100} \frac{1}$		
$1 \circ 1 1 m_5 \qquad (\overline{a}+\alpha)\overline{b}c \qquad (\overline{c}+c)ab \qquad \qquad$		
f = (x+y+y)(xx+y+y) 1 1 1 1 $f = bc+bc+ab$ sol		• •
$= c(b+b) + ab \Rightarrow 1/2 = c+ab (now Recall a+bc = (a+b)(a+c) (12)$		
$k = (x + y + 3\overline{3})(x\overline{x} + y + 3)$		
Then $f = (n + y + z)(n + y + z)(x + y + z)$	• • • • •	• •
$f = (a+b+c)(a+b+c)(\bar{a}+b+c)$ Since $x = x$ (8)		
$\int (a + c) + b \overline{b} \int [(b + c) + a \overline{a}] \frac{1}{(x + y + \overline{a})(x + y + \overline{a})(x + y + \overline{a})(x + y + \overline{a})}$	Pos	• •
$f_{\mp}(a+c)(b+c) \Rightarrow f_{\mp}(c+ab) \xrightarrow{POS} c$		
		• •
· · · · · · · · · · · · · · · · · · ·	· · · · ·	

05. MULTIPLEXERS	ECE 241 1) 2023	Let's implement $M = 3A + 5B$ with logic gates	ECE 241 2 2023
LET US DESIGN A CIRWIT TO CHECK THE LOGIC STATE OF	blye		blye
TWO SIGNALS, A & B. THE SIGNALS TO BE CHECKED ARE SELECTED	• • • • •	- NOTIR THAT A & B ARE	
NOTE: 3 WATS - A, B, S 1 WINT - M TRUTH TABLE	• • • •	B B B B B B B B B B B B B B B B B B B	 NGA TAD
GENERALIZED BLOCK DIAGRAM SELECTOR J.	,	SEVENT INPUTS WITH MULTIPL	le Bits
SAB M	• • • • •		
	,	• SELECTING Z BIT INPUTS (TWO BITS OF SELECTED INPUT WILL GO TO OUT	דטד)
$ \begin{array}{c} \mathbf{A} \\ \mathbf$		INPUT $X = (\chi, \chi_{o})$ NOTE: THE SELECTOR is STILL ONE BIT	
$\cdot \cdot $	• • • •	Y = (y, , yo) (Selecting Between	z inputs)
in words:	• • • •	$S = M \qquad S$	• •
IF A is selected and High, led on $B < 10 1$		$\overline{0}$ χ_1 χ_2 χ_2	•••
B is selected AND HIGH, LED ON 1 1 0 0	,	$1 \qquad 1 \qquad 31 \qquad 32 \qquad 1 \qquad 30 \qquad 1 \qquad 1$	- Mo
$M = \overline{S}AB + \overline{S}AB + S\overline{A}B + S\overline{A}B$	• • • •	NOTE THAT S SELECTS BOTH BITS OF EACH INPUT , 21 - 0 -	. Min
$= \overline{S} (A\overline{B} + AB) + S(\overline{A}B + AB)$	• • • •	$S_{z1} \rightarrow Y_{1}, X_{0} \qquad \dots \qquad X_{1}, X_{0}$	
$= \overline{S} (A(\overline{B}+B)) + S(B(\overline{A}+4))$		5	
		tor THOUGHT:	
M = SA + SB "SYNTHESIZED"	5		د د دئ 0:
THEN I (AN) (REATE A TABLE TO EXPRESS THAT	hen m=B [Ire m=A)	yo you who select from 3 differe	STUGAL TW
		NEED 2 BITS	WOULD .
	• • • •	Bit 1 x1 for 4 c impuls < ?	-> 3 Bit
THIS is A 2:1 MULTIPLEXER A - D. wt.	,	· · · · · · · · · · · · · · · · · · ·	
$B \rightarrow 1$,		
SELECT	,		

FT US TAKE A ROFAK LOWA DOALSING COUNTS AND SEE US. 50 DECCOMP	ECE241		(E241
THEM IN CODE	3	"ASSIGN" MEANS : WHEN X, Y & & CHANGE, M is RECOLCULLATED	(4) ¹
VERILOG	2023	· ir is a "continuous" Assignment (p.73 Book)	023
	orde	• IT IS A BEHAVIOURAL SPECIFICATION, WHICH DEFINES HOW	bkje
- IT IS A HARDWARE DESCRIPTION LANGUAGE (HDL) > VHDL		THE MUX OPERATES : M (AN OUTPUT) COMPS FLOW (5 AND X) OR (5 AND Y)
SYSTEM VERILOG			
" IT IS USUD TO VESCHARE THE CIRCUITS TO BE SYNTHESIZED		B ONCE THE MODULE IS DESIGNED, IT CAN BE TO SIMULATION	
SYNTHESIS => A COMPTENTION . THEM. DESCRIPTION TO CODE . TO HEAD ALL CHOOSE .	• • • •		٠
- IT TAKES INTO ACCOUNT THE STRUCTURE OF THE CIRCUIT AND THE DESCRIPTION	5N 9F	MODIFIED.	•
ITS BEHAVIOUR		(1) DRAW THE SCHEMMTIC BIAGRAM OF THE CIRWIT	•
· STRUCTURAL VERILOG - DESCRIBES CIRWITS GATE BY GATE & HOW THEY CON	JNECT .	• THE PROCESS: { i.e. IDENTIFY INPUTS, OUTPUTS, FUNCTIONALITY	
		(2) DESCRIBE THE CIEWIT USING VERILOG	
ውፓርት ላ የሆኑ	D INPUT OF 15	ATTENTION TO HOW THE ARROWS IN YOUR DIAGRAM CON	NECT
· BEHAVIOURAL VERILDG - IT is a willing there of action of the children	,		•
	• • • • •	LET US CREATE A MUX MODULE WITH 2 INPUTS, AND	•
		EACH INPUT BEING 2 BITS WIDE [2 INPUTS - 1 BIT SELECTOR	•
- THEN THE TOOL (P.S. QUARTUS) OPTIMIZES THE CLAWIT (WHICH GARES	TO USE	ż BATS WIDE in BUTPUT ALSO 2	Bits
	,		wize.
EXAMPLE 2:1 MUX (ONE BIT)		(X)	
bax		$(\chi_1 \longrightarrow M_0) M = \chi \rightarrow 0 \text{ out}^2$	
12 - 1 with		$V > y_0 \longrightarrow 1$ $\longrightarrow M(1) = V \longrightarrow 1$ $\longrightarrow M$	•
× 1° _ m mo , y _ mun2tol _ s m	,		•
	• • • •	s a state of the s	•
	,		
		module nurelto1_2bit (X,Y, 5,M);	
PORTS (IMPUN 4 SUTPH)		imput [1:0] x, y;	
moand more (re, q, s, m)		imput S; [a: b] DEFINES WIDTH, INDEX VALUES, BIT DE	Der
imput X, Y, S;] who is who (100K AT THE APPRILS!)		what rin M:	•
Box output in			•
what THE Box	<mark>11</mark> • • • • • •	civer δiv [1/20] = (· 2 × × 10]) [(2 × 1/20]); [νοω θηροι 12 5 αμ2).
and a construction of the second second	,		THN .
end module SECT 4.6.5 of book	,	Lud module	
Operators			
		WE CAN DO PHIST UP WE CAN USE OUR MUDICHOT MOBULE	
	• • • •		

SIMILAR TO THE IDED OF WRITING A FUNCTION IN C, I UN CREATE A SMALL WORKING MODULE AND ASSEMBLE LARGER MODULES WITH IT. • MAKES IT EASIER TO DEBUG. 6440	(*) DESIGN EXAMPLE (book, \$ 63) - WE: HAVE A 2 bit NUMBER X (2, , 20). Display THE DECIMAL NUMBER by the
(*) HIERARCHY IN VERILOG.	EQUIVALENT TO THE 2 BIT BINADY ON 4 + SEGMENT DISPLAY. (IN OTHER WORDS: DECODE THE 2 BIT BINARY INTO DECIMAL & LIGHT UP THE LED,)
LET US CALL UPON (INSTANTIATE.) THE 2:1 MUX (1 BIT) TO CREATE 4 2-BIT 2:1 MUX	1) DRAW THE DIAGRAM So NUMBER O ALL LIT EXCEPT SG
$\begin{array}{c} \text{module min 2+io1-2ivit B}(x, y, s, m) \\ \text{imput } [1:0] \times, y \\ \text{imput } s; \\ \text{output } (1:0] \text{ M}; \\ \text{imput } s \\ \text{output } (1:0] \text{ M}; \\ \text{imput } s \\ \text{output } (1:0] \text{ M}; \\ \text{imput } s \\ \text{output } s \\ \text{output } s \\ \text{output } s \\ \text{imput } s \\ \text{imput } s \\ \text{output } s \\ \text{imput } s \\ \text{impu } s \\ \text{imput } s \\ \text{imput } s \\ \text{impu } s$	$\begin{array}{c ccccccccccccccccccccccccccccccccccc$
$(x_{l}), y_{l}), y_{l}, s, m_{l}), (call instructs of mux2to1)$ $(x_{l}), y_{l}, s, m_{l}), (s_{l}), (s_{l}),$	2) CREATE THE TRUTH TABLE 142 NEED MORE BITS
$ \begin{array}{c} \times [n] \\ \gamma [n] $	$\begin{array}{c ccccccccccccccccccccccccccccccccccc$
NOTE THAT. If WE WISH TO INSTANDATE A MODULE WITH 100 PORTS. AND	3) WRITE ONE BOOLEAN EQUATION FOR EACH ONTPUT $(S_0 \rightarrow S_G)$ Ask which one is simple: using maxteems & Minteems?)
WE HAVE TO FOLLOW THE ORDER IN WHICH THE PORTS WERE DECLARED, THIS	Have so zeros at 18 ONES, Let'S USE $S_0 = \chi_1 + \chi_0$ THE ZEROS \rightarrow MAXTERMS $S_1 = 1$ if we're using MAXTERMS.
$MUR2to1 U1 (\mathcal{K}(X[0]), \mathcal{K}(S), \mathcal{K}(Y[0]), \mathcal{M}(M[0]));$ This is better style, and order-independent.	$S_2 = \overline{\chi}_1 + \chi_0$ $S_3 = S_0$ - THE ONES ARE REPRESENTED WITH BOX 2.7 $\overline{\alpha}$ - THE OPERATION is PRODUCT (AND) OF SUMS (09)

$\begin{aligned} & \text{CONTINUING} \dots \\ & \text{S4} = (\chi_1 + \overline{\chi_0})(\overline{\chi_1} + \overline{\chi_0}) = \overline{\chi_0}(\chi_1 + \overline{\chi_1}) (\underline{H}) \Rightarrow \text{S4} = \overline{\chi_0} \\ & \text{S4} = (\chi_1 + \overline{\chi_0})(\overline{\chi_1} + \overline{\chi_0})(\overline{\chi_1} + \chi_0) = \overline{\chi_0}(\overline{\chi_1} + \chi_0) \\ & \text{S5} = (\chi_1 + \overline{\chi_0})(\overline{\chi_1} + \overline{\chi_0})(\overline{\chi_1} + \chi_0) = \overline{\chi_0}(\overline{\chi_1} + \chi_0) \\ & = \overline{\chi_0} \ \overline{\chi_1} (\underline{I_0}) \implies \text{S5} = \overline{\chi_0} \ \overline{\chi_1} \\ & \text{S6} = (\chi_1 + \chi_0)(\chi_1 + \overline{\chi_0}) =) (\underline{H}) \\ & \text{S6} = \chi_1 \\ & \text{VE COULD DAW THE CIRWIT TO IMPLEMENT THE DECODER WITH DISCRETE} \end{aligned}$	NOW WE HAVE A MUX, WHICH SELECTS 2-BIT INPUTS AND WE HAVE A DECODER THAT INTERPRETS TWO BITS IN DEDER TO DISPLAY THE DECIMAL (OR HEX) EQUIVALENT DRAW A DIAGRAM INPUT DECODE - DISPLAY INPUT DECODE - DISPLAY
LOGIC GATES NOW, OR WE DESCEIBE THE DECODER IN HOL	DRAW A MORE DETRILED DIAGRAM
4) WRITE THE MODULE in VERILOG Module display 2 bit (input 71, 70, output [6:0] 5); annign $s[0] = 1(1) \sim 20$; (an describe I/O Here annign $s[1] = 1(b1; \rightarrow)^{"}$ Bindry Value is one" annign $s[2] = \sim 21 20;$ annign $s[2] = \sim 21 20;$ annign $s[3] = s[0];$ annign $s[4] = \sim 20;$	$X = \begin{bmatrix} wine \\ wine \\ wine \\ y \\ wine \\ y \\ wine \\ y \\ wine \\ y \\ y \\ wine \\ y \\ $
	DESCRIBE THE MODULES AND HOW. THEY CONNECT IN HDL.
NOTE IN THE LAS => HEX NUMBER is DisplayED: [0-9, A-F] WILL HAVE MORE DITS TO BE ENCODED BISPLAY CAN BE CONFUSING FOR D USE FOR B USE	$ \begin{array}{c} \text{modulle 'display} \times Y \left(\text{impl} \left[1:0 \right] \times, Y, \text{ impl} \text{ set :, when } \left[0:0 \right] \text{ Hex } 0 \right); \\ & \text{wine } \left[1,0 \right] \text{ C}; \\ & \text{wine } \left[6:0 \right] \text{ H}; \\ & \text{mux } \left[6:0 \right] \text{ H}; \\ & \text{mux } \left[40:0 \right] \text{ Loss } \left[0:0 \right] \text{ H}; \\ & \text{mux } \left[25i \right] \text{ U? } \left(0: \times (\times), 0: Y(Y), 0:0 \right); \\ & \text{display } 25i \right] \text{ U2 } \left(0:01 \left(\text{ c[1]} \right), 0:0 \left(\text{ c[0]} \right), 0:0 \right); \\ & \text{assign } \text{Hex} 0 = 0 \text{ H}; \\ & \text{end } \text{module}. \end{array} $

•

> · · ·

> •

.

FPGA - FIELD PROGRAMMABLE GATE NORAY	Lo L L2 L3 THE VALUES (1, 0, 1, 1) ARE STORED IN MEMORY CELLS (2) AND ME CHOSEN AS OUTPUT DEPENDING ON THE INPUTS 2023
 AN APPROX OF CASTES THAT IS PROGRAMMABLE, WITH WIRING THAT IS ALSO PROGRAMMABLE 	THE OUTPUTS FROM THE LUT
 PROGRAMMABLE WATES ARE "LOOK-UP TABLES" (LUT), AND ARE THE LOUIC ELEMENTS of THE FRAD 	MULTIPLEXES ME USED No
 ONE CAN IMPLEMENT WHATEVER INTERCONNECTION OF OMTES USING LUT THINK OF A TOBLE OF OUTPUTS, ASSOCIATED WITH ALL POSSIBLE INPUTS 	LOOK UP TABLE (LUT) $\begin{array}{c c} \mathcal{N}_1 & \mathcal{N}_0 \\ \hline \mathcal{O} & \mathcal{O} \end{array} \end{array} \xrightarrow{\begin{array}{c} \mathcal{V}_1 \\ \mathcal{O} \end{array}} \begin{array}{c} \mathcal{V}_1 \\ \mathcal{O} \end{array} \xrightarrow{\begin{array}{c} \mathcal{V}_1 \\ \mathcal{O} \end{array}} \xrightarrow{\begin{array}{c} \mathcal{V}_1 \\ \mathcal{O} \end{array}} \xrightarrow{\begin{array}{c} \mathcal{V}_1 \\ \mathcal{O} \end{array} \xrightarrow{\begin{array}{c} \mathcal{V}_1 \\ \mathcal{O} \end{array}} \xrightarrow{\begin{array}{c} \mathcal{V}_1 \\ \mathcal{O} \end{array} \xrightarrow{\begin{array}{c} \mathcal{V}_1 \\ \mathcal{O} \end{array}} \xrightarrow{\begin{array}{c} \mathcal{V}_1 \\ \mathcal{O} \end{array} \xrightarrow{\begin{array}{c} \mathcal{V}_1 \\ \mathcal{O} \end{array} \xrightarrow{\begin{array}{c} \mathcal{V}_1 \\ \mathcal{O} \end{array}} \xrightarrow{\begin{array}{c} \mathcal{V}_1 \\ \mathcal{O} \end{array} \xrightarrow{\begin{array}{c} \mathcal{O} \\ \mathcal{O} \end{array} \xrightarrow{\begin{array}{c} \mathcal{V}_1 \\ \mathcal{O} \end{array} \xrightarrow{\begin{array}{c} \mathcal{O} \\ \mathcal{O} \end{array} \xrightarrow{\begin{array}{c} \mathcal{V}_1 \\ \mathcal{O} \end{array} \xrightarrow{\begin{array}{c} \mathcal{O} \end{array} \xrightarrow{\begin{array}{c} \mathcal{O} \\ \mathcal{O} \end{array} \xrightarrow{\begin{array}{c} \mathcal{O} \\ \mathcal{O} \end{array} \xrightarrow{\begin{array}{c} \mathcal{O} \\ \mathcal{O} \end{array} \xrightarrow{\begin{array}{c} \mathcal{O} \end{array} \xrightarrow{\begin{array}{c} \mathcal{O} \\ \mathcal{O} \end{array} \xrightarrow{\begin{array}{c} \mathcal{O} \end{array} \xrightarrow{\begin{array}{c} \mathcal{O} \\ \mathcal{O} \end{array} \xrightarrow{\begin{array}{c} \mathcal{O} \end{array} \end{array}} \xrightarrow{\begin{array}{c} \mathcal{O} \end{array} \end{array}} \xrightarrow{\begin{array}{c} \mathcal{O} \end{array} \end{array}} \xrightarrow{\begin{array}{c} \mathcal{O} \end{array} \xrightarrow{\begin{array}{c} \mathcal{O} \end{array} \xrightarrow{\begin{array}{c} \mathcal{O} \end{array} \xrightarrow{\begin{array}{c} \mathcal{O} \end{array} \end{array}} \xrightarrow{\begin{array}{c} \mathcal{O} \end{array} \end{array}} \xrightarrow{\begin{array}{c} \mathcal{O} \end{array} \xrightarrow{\begin{array}{c} \mathcal{O} \end{array} \xrightarrow{\begin{array}{c} \mathcal{O} \end{array} \end{array}} \xrightarrow{\begin{array}{c} \mathcal{O} \end{array} \xrightarrow{\begin{array}{c} \mathcal{O} \end{array} \end{array}} \xrightarrow{\begin{array}{c} \mathcal{O} \end{array} \end{array}} \xrightarrow{\begin{array}{c} \mathcal{O} \end{array} \xrightarrow{\begin{array}{c} \mathcal{O} \end{array} \end{array}} \xrightarrow{\begin{array}{c} \mathcal{O} \end{array} \xrightarrow{\begin{array}{c} \mathcal{O} \end{array} \end{array}} \xrightarrow{\begin{array}{c} \mathcal{O} \end{array} \end{array}} \xrightarrow{\begin{array}{c} \mathcal{O} \end{array} \xrightarrow{\begin{array}{c} \mathcal{O} \end{array} \xrightarrow{\begin{array}{c} \mathcal{O} \end{array} \end{array}} \xrightarrow{\begin{array}{c} \mathcal{O} \end{array} \end{array}} \xrightarrow{\begin{array}{c} \mathcal{O} \end{array} \xrightarrow{\begin{array}{c$
- YEU - THE DESIGNED - DETERMINES HOW THE OUPUTS WILL BE. EXAMPLE: SAY WE WANT TO IMPLEMENT AN ARBITRARY SYSTEM WITH 2 INPUTS	$\begin{array}{c ccccccccccccccccccccccccccccccccccc$
WO HOW MANY POSSIBLE QUTPUTS LAN	THE FRGAS IN THE LAB BOARDS (DE1_SOC) HAVE ~ 85,000 4-LUT
THE LUT WILL HOLD THE TRUTH TOBLE OF SUTPUTS FOR THIS ARBITRARY CIEWIT	NOT SEARCH EEVElog ON YOUTUBE - EPISODE # 496 (AND # 635!) NONDLAND ON YOUTUBE - FIRST EPISODE
N1 N0 f 0 0 6 0 1 1 0 1 1	EXERCISE: WHAT IS STORED IN THE LOOK UP TABLE THAT IMPLEMENTS THE CIEWIT: A D D D D D D D D D D D D D D D D D D D
$\begin{array}{c} \chi_{0} \\ \chi_{1} \\ \chi_{1} \\ \end{array} \begin{array}{c} 1 \\ \chi_{1} \\ \chi_{1} \\ \chi_{1} \\ \chi_{1} \\ \chi_{2} \\ \chi_{2} \\ \chi_{1} \\ \chi_{2} \\ \chi_{2} \\ \chi_{1} \\ \chi_{2} \\ \chi_{1} \\ \chi_{2} \\ \chi_{2$	$\begin{array}{cccccccccccccccccccccccccccccccccccc$

TO implement this lut we need to store	ECE241		ECE241
16 outputs (or croups of 4)	(3) 2023	- AT THIS POINT WE HAVE SEEN LOGIC GATES, TRUTH TABLES BOOLEAN ALGEBRA, MUX, LUTS, SOME VERILOG	2023
B LOOKING INSIDE AN FPGA		- LET'S BUILD ON THE HALF ADDEE, WE HAD BEFORE, LEADING TO A	FULL ADDER
LOGIC ELEMENTS, CONNECTION BLOCKS, SWITCHING BL	OCK?	(THIS WILL BE THE ARITHMETIC ADDITION OF TWO BITS)	
CONNECTION BLOCKS CONNE	ECT THE	(*) HULL ADDER	
LOGIC ELEMENTS (LUT) TO) Wiles		·
WI F C F WI . SWITCHING BLOCKS C	באיאבנו	- THE IDEA: PER BIT, THE ADDITION MUST TAKE INTO ACCOUNT A CA	iary in Bit
WIRES TOGETHER		AND PRODUCE THE RESULT WITH A "CARRY OUT" BIT	
		. LET'S LOOK AT THE ARITHMETIC ADDITION OF TWO 3-BIT NUMBERS.	
CONFIGURATION BITS	s will procram	Α ₂ Α ₁ Α ₀	
LUT C LUT THE LOGIC ELEMENT F	unations, and	A = 0.10	SECOND BIT,
SET THE SWITCH CON	NNECTIONS	bo by bo O J O WE HAVE	· CARRY · ·
(Saf	file)	$B = 1 1 1 \qquad 1 1 1 \qquad 0 7 \times 1$	K in
· OSE FILE DETERMINE HOW THE PINS WILL BE CONFIG.	JRED	$\dots \dots $	0 _ · · · ·
		\cdots	sum · · ·
(*) STRPS OF THE DESIGN PROCESS OF AN FPGA-1645	ED SYSTEM	WE CON SEE THAT THERE IS A BASE" CONDIGURATION THAT REPEATS	
(AT EVERY STEP, CHECK: DOES IT WORK? IF NOT, GO BA	ck & redesign)		
ENTRY HOL		CARRY CARRY CAN CARRY CO	
PHYSICAL MA	P GATES TO	$ \begin{array}{cccccccccccccccccccccccccccccccccccc$	
FUNCTIONAL SIMULATE DESIGN	ff6A		
NO. CORRECT .			
SYNTHESIS	ist Enough ;	This Pase" CONFIGURATION is THE 9 BIT FULL ADDER (F.A)	
Tes Violation?			
FUNCTIONAL SIMULATE GENERATE GENERATE	SOF file		
BIT STREAM		PER BIT FA CIERT CITT OF CI	
BIT STREAM is	USED TO.		
PROGRAM THE	f964	\$;	

•

•

• •

.

fce241	
LET'S BUILD A TRUTH TABLE FOR THE FULL ADDER (5) 2023	WE IMPLEMENT S; WITH XOR CATES
CARRY IN OPERAND CREEY SUM CREEY SUM CREEY SUP	a; 2023
$C_{i} = a_{i} = b_{i} = c_{i+1} = a_{i} = b_{i} + c_{i} = b_{i} + c_{i} = a_{i} = c_{i+1} = $	$b_{i} - (L, L) \rightarrow b_{i} - (L, L) \rightarrow b_{i} - b_$
0 0 1 0 1 This is called a Matority Function	
O 1 O O 1 O O 1 O WHEN THE MAJORITY OF THE INPUTS	THIS (10 (1)) $(1 + 1)$ (1) (1 + 1) (1) $(1 + 1)$ (1) (1 + 1) (1) (1 + 1) (1) (1 + 1) (1) (1 + 1) (1) (1 + 1) (1) (1 + 1) (1) (1 + 1) (1) (1 + 1) (1) (1 + 1) (1) (1 + 1) (1) (1 + 1) (1) (1 + 1) (1) (1 + 1) (1) (1 + 1) (1) (1 + 1) (1 + 1) (1) (1 + 1) (1) (1 + 1) (1) (1 + 1) (1) (1 + 1) (1) (1 + 1) (1) (1 + 1) (1) (
	(1500 P. Teuro I WILLS
	• THIS IS KNOWN AS A PARITY (OR ODD) FUNCTION
	NOW THAT WE HAVE THE FULL ADDER FOR ONE BIT, LET'S BUILD
\downarrow	A THREE BIT ADDER
	bz az b, a, bo ao "anour an "
$\partial s + \sigma_i = \sigma_i + \sigma_i $	KIPPLE CARRY SEDER
$\Rightarrow \leq c_i(\bar{a}_i\bar{b}_i + a_ib_i) + \bar{c}_i(\bar{a}_i\bar{b}_i + \bar{a}_i\bar{b}_i)$	FA E FA FA BAT "Ripples" THROUGH
$\alpha_i \oplus b_i$ $\alpha_i \oplus b_i$	C2 C1 C0 THE ADDER
RECAL XOR	$\begin{array}{c} \downarrow \\ \downarrow $
$usr's see \overline{ab} + ab = \overline{ab}, \overline{ab}$	το τ
	is important to develop a diagram prior to writing verilog, because
$\begin{cases} 1 \\ 1 \\ 1 \\ 1 \\ 1 \\ 1 \\ 1 \\ 1 \\ 1 \\ 1 $	THE CODE WILL DESCRIDE THE DIAGRAM
$ (\overline{xy}) = \overline{x} + \overline{y} \overline{a} \cdot b = .\overline{a} + .\overline{b} = .a + b$	- IFT US STARE BY RESTONAL A MONTHE FOR THE FUL ANDOL THEN WE
THEN $\overline{ab} + ab = (\overline{a} + \overline{b})(a + b) = \overline{ab} + \overline{b}a + \overline{b}a$	INSTANTATE IT WHEN WE DESCAL THE ADDR. THEY WE
(1) = (1) = (1)	module FA (imput a, b, cim, output 5, cout);
THEREFORE $S_i = C_i (a_i \oplus b_i) + C_i (a \oplus b)$	anign 5=.a.n.b.n.c.;
$S_{i} = C_{i} \oplus (a_{i} \oplus b_{i}) + \cdots + $	assign $cat = (a \ b) (b \ b) (a \ b \ cin);$
	· · lude module · · · · · · · · · · · · · · ·

WE NOW CREATE A LARGER MODILE INSTANTIATING AND CONNECTING THE SMALLER MODILES (FG)	ELE496 (7) 2023	··· ·	* ALWAYS BLOCKS, MULTIPLEXERS REVISITED
module adder (A, B, Cin, S, Cort);		- 11 	HE ALWAYS BLOCK DEFINES BEHAVIOUR USING
· · · · implif.cim; · · · · · · · · · · · · ·		·····	IT IS A DESCRIPTION OF A "PATTERN" THAT EXECUTES IN ORDER, SEQUENTIAL
Output [2:0]S; THESE ARE WIRES		• • •	always @ (*) "Always at EVERY INPUT" (*)
wine C1, cz; If If		• • •	
FA 670 (A[0], B[0], Cim, S[0], C1);		•••••	e ender e ender e e e e e e e e e e e e e e e e e e
fA = 577 (A22), B22, C2, 5[2], C07);	· · ·	• • •	This can be represented visually as
· · lad module · · · · · · · · · · ·		•••••	THE EXECUTION is impute impute imputes
be a_2 wine $b_1 a_1$ wine $b_2 a_0$		Prove	EDURAL (**)
THIS IS bit Z. Cz bit 1. C1 bit 0 Cin	• • •	• • •	OUTPUTS WILL BE REGISTERED
COT THIS IS THE		• • •	estimity autivity (i.e. will not change) UNTIL THE ALWAYS BLOCK RUNS ACAIN
		 L	Et's LOOK @ THE 2:1 MUX GOAIN, BUT NOW WELL USE THE ALWAYS BLOCK
• NOTE THAT THE PARTS OPERATE IN PARALLEL, NOT SEQUENTIA	цу		S.M.;
. ALSO, & WIRE PASSES A VAWE FROM BLOCK TO BLOCK, BUT IT		ali	$\begin{array}{cccccccccccccccccccccccccccccccccccc$
DOES NOT STORE A VAWE.		• • •	· begin · · · · · · · · · · · · · · · · · · ·
		• • •	$\cdots \qquad M = \cdots \otimes \otimes x s \cdot \otimes y; (\qquad ansign m = (\cdots \otimes A x)) (s \otimes y);$
· · · · · · · · · · · · · · · ·	• • •	• • •	· lud · · · · · · · · · · · · · · · · · · ·
		• • •	m = s?y:x

A DESIGNERADIC ALL	EEE241 .
LOIGN LAUPPLE: ALU	
LOG US DESTIGN OF ACTIHINEDIC & LOGIC UNIT	
- IT WILL TAKE AS IMPUIS:	
• TWO 3-BIT OPECANDS	
 ONE 2.Bit selector, which allow 4 operation 	is for selection between .
- FIRST LAUDE DIAGRAM	SAY WE WISH TO HAVE
Reithmetic & Logic	THE OPERATIONS
X ->>> DPFrantion 1	ADDITION (MITHMETIC)
3 OPERATION 2 AESULT	NOT (LOGIC)
V	4ND (LOGIC)
	OR (LOGIC)
SELECTRY	SELECTOR
imput output	INPUT OUTPUT
	· 00 X+·Y · ·
WE CAN SEE THAT THIS IS 4 711 MUX	· 0 1· X · · · ·
	1 Q X & Y
A MORE REFINED SCHEMATIC	. <u>1</u> 1 × γ
WE CAN IMPLEMENT THESE IN VERILOY	
× X+Y - 3	us L:
	10 (x)
3 4:1 ×	is 3 Bits with
$1 \times 8 \times 1^{-3}$	Case (Selecide)
IMPLEMENT	$2600: \xi = x + y;$
$[x y] = f_z$ wx	(2501: f = X;,)
SELECTOR WITH LAGE	$2610 \cdot f = X & Y;$
	2 5 17 : (= X) Y;
LWST HAVE -	→ defaul1: f= 36,000;
	lud care 3615
	nd

	ECE241
	when we have 3 variables, That is $f(x_1, x_2, x_3)$.
MAINAUGH MULPS	WE REORDER THE MAP SO THAT TWO ADJACENT ROWS
(K-MAPS)	OR COLUMNS WILL HAVE ONLY ONE OF THE VARIABLES CHANGING.
	SOP ONLY ONE CHARLOR THE LLOP .
- SO FAR, WE HAVE USED THE TRUTH MABLE ALONG WITH BOOLEAN	$\frac{\chi_1}{\chi_2}$ χ_3 $\frac{\chi_3}{\chi_3}$ $\frac{\chi_3}{\chi_3}$ $\frac{\chi_3}{\chi_3}$ $\frac{\chi_3}{\chi_3}$ $\frac{\chi_3}{\chi_3}$
ALGEBRA TO FIND THE MINIMIZED/SIMPLIFIED/SYNTHESIZED VERSION OF	0 0 M_0 $\chi_2\chi_3$
THE BOOLEAN EQUATION THAT FULLY DESCRIBES A DIGITAL SYSTEM.	$x_1 = 0 = 0 = 0 = 0 = 0 = 0 = 0 = 0 = 0 = $
	\ldots 2 1 1 M_3 \ldots $0 \neq 2$ 0 M_0 M_1 M_3 M_2 \ldots
- NOW, WE WILL USE A VISUAL TOOL TO EFFECT THIS SIMPLIFICATION	1. O. D. My
	$1 0 1 M_{5} \dots M_{5$
- say we have THE FOLLOWING TRUTH TABLE	1 1 0 MAG NOTE THE
X1 X2 F. I LAN THEN WRITE (SOP)	
$0 0 1 J = \overline{\chi}, \overline{\chi}_{0} + \overline{\chi}, \chi_{2} + \chi, \chi_{3}$	LET'S WRITE THE FULL GRUATION FROM THE K-MAP USING THE MINITERMS
	WE'LL TO THAT FOR NA=O JUST TO ILLUSTRATE THE REASON FOR REORDERING
$1 1 \left(\begin{array}{c} 1 \\ 1 \end{array}\right) = \overline{\mathcal{N}}_1 \overline{\mathcal{N}}_2 + \mathcal{N}_1 \overline{\mathcal{N}}_2 \left(+ \mathcal{N}_1 \mathcal{N}_2 \right) + \mathcal{N}_1 \overline{\mathcal{N}}_2 . .$	
$= \widetilde{\chi}_{1} \left(\widetilde{\chi}_{2} + \chi_{2} \right) + \chi_{2} \left(\widetilde{\chi}_{1} + \chi_{1} \right) $	(=) THE LINE X=D WE TANE ONLY ONE CHANCE
$= \tilde{\chi}_1 + \chi_2 \leftarrow synthesized$	$\overline{\chi}$
	$ = \frac{1}{1 + 2} + \frac{1}{1 + 2}$
I can BUICH A MAP ACOM THE TRUTH TABLE THAT LOENTHES THE	ale all all all all all all all all all
- I will look for Patterns of Ones (SOP)	
THAT WILL ALLOW ME TO ELIMINATE ONE	EXAMPLE N, N, N, N, & PROCESS:
X2 (DR MORE) OF THE VARIABLES	0 0 0 0 a) create K-map making sure only one variable
	0 0 1 0 (INPUT) CHANGES VALUE PER COLUMN OR ROW
$\overline{\chi}_1 \rightarrow 0$ (1) $\overline{\chi}_1 (\overline{\chi}_2 + \chi_2)$	$\frac{\partial (1)}{\partial (1)} = \frac{1}{\lambda_2 N_3}$
$\frac{1}{2} \frac{1}{1} \frac{1}$	$1 \circ 1 \circ 1 \sim 1 \circ $
15 /22	
$\mathcal{N}_{2}(\pi,\pi,\pi^{1})$	1 1 0 0 1

b) IDENTIFY THE EVEN-NUMBERED (POWER SPE TWO SIZED) GROUPS OF ONES (SOP) INCLUDING "WRAPPING" GROUPS 2023 2023 2023 C) ELIMINATE FROM THE GROUPING THE VARIABLE THAT CHANGES	$ \begin{array}{c ccccccccccccccccccccccccccccccccccc$
TOP LINE $\mathcal{N}_1 = 0 \rightarrow \tilde{\mathcal{N}}_1 \mathcal{X}_2 \mathcal{X}_3 + \tilde{\mathcal{N}}_1 \mathcal{X}_2 \tilde{\mathcal{X}}_3 = \tilde{\mathcal{X}}_1 \mathcal{X}_2$	THINGS TO REMEMBER:
BUTTOM LINE $\chi_1 = 1 \rightarrow \chi_1 \overline{\chi_2 \chi_3} + \chi_1 \chi_2 \overline{\chi_3} = \chi_1 \overline{\chi_3}$ THENESOR, $\mathcal{R} = \overline{\chi_1 \chi_2 + \chi_1 \overline{\chi_3}}$	(A) DEDER OF VARIABLES -> TO EXPOSE WHICH INPUTS ARE CONSTANT & WHICH INPUTS CHANGE
QUESTION: WE SEE A CABUPING ON COLUMN 10. WHY DON'T WE USE THAT?	B LOOK FOR EVEN-NUMBERED (POWERS OF TWO) GROUPS OF 1
λεη,	-> TO ELIMINATE THE TERMS THAT CHANGE FROM THE PRODUCT TERM
$\begin{array}{c ccccccccccccccccccccccccccccccccccc$	-> WE THEN USE THE REMAINING TERMS TO FORM THE PRODUCT TERM (SOP) LET'S LOOK C SOME DEPINITIONS
SELECTING THE CROOP ON COLUMIN 10 WOULD ELIMINATE VARIABLE X, BUT WOULD LEAVE A 1 ON IN, X, X, X,	DLITERAL - is a variable or its complement. E.G. X, X, X, X, X, R.C.
THEREFORE NOT ACHIEVING A MINIMIZED BOOLEAN EQUATION FOR THE SYSTEM	\bigcirc IMPLICANT - is any product term for which the function is <u>ONE</u> (f=1)
$\begin{array}{c ccccccccccccccccccccccccccccccccccc$	$\begin{array}{c} \chi_{2}\chi_{3}, \\ \chi_{1} \\ \chi_{1} \\ \chi_{1} \\ \chi_{1} \\ \chi_{1} \\ \chi_{2}\chi_{3}, \\ \chi_{1} \\ \chi_{2}\chi_{3}, \\ \chi_{1}\chi_{2}\chi_{3} \\ \chi_{1}\chi_{2}\chi_{3} \\ \chi_{1}\chi_{2}\chi_{3} \\ \chi_{1}\chi_{2}\chi_{3}, \\ \chi_{1}\chi_{2}\chi_{3} $
$\left[\begin{array}{cccc} & & & & 1 \\ & & & & 1 \\ & & & & 1 \\ & & & &$	O PRIME IMPLICANT - GROUPS OF) THAT CLANOT BE MADE LARGER

$\begin{array}{cccccccccccccccccccccccccccccccccccc$	Fre. from Idoetand Copurano Zozz
PRIME IMPLICANT PRIME PRIME IMPLICANTS	$\overline{\varkappa}_1 \overline{\varkappa}_2 \varkappa_3 + \varkappa_1 \varkappa_2 \varkappa_3 + \overline{\varkappa}_1 \varkappa_2 \overline{\varkappa}_3$
- COVER - ANY GROUP OF IMPLICANTS THAT COVER ALL ONES EXAMPLE 2223	
- A SET OF ALL MINTERMS FOR WHICH &= 7 is 4 COVER	
- A SET OF ALL PRIME IMPLICANTS IS A COVER (as 88 bods)	$\frac{1}{2} \chi_1 + \chi$
- ESSENTIAL PI - A PRIME IMPLICANT THAT MUST BE INCLUSED IN ANY	
COVER OF THE FUNCTION EXAMPLE N2N3	
X2X3	
24 90 01 II 12 HAL DEEL ONCO	
AND BOEN UNLY CIRCLES VICE	$\lambda_1 \lambda_3 + \lambda_1 \lambda_2 + \lambda_1 \lambda_3$
	· · · · , · · · · ·
λ	Same!
K 00 01 11 10	V
	7 1
TO SUMMARIZE: TRY TO GROUP IN THE SMULLEST NUMBER OF GROUPS THE 1 1 1 1	$\kappa_1 \kappa_3 + \kappa_1 \kappa_3 + \kappa_2 \kappa_3$
LARCEST NUMBER of ONES	
EXAMPLE 2324	$\chi_{3}\chi_{4}$
Example $\chi_1 \chi_2 \sim 90.01 + 11.10$	$\chi_1 \chi_2$ = 0 01 11 10
$\chi_2\chi_3$. 00 1
24 90 01 11 10	01 1 1 1 1 1

Ect241	ECEZ41
EXAMPLE: GIVEN & (A, B, C, D), FIND PRIME IMPLICANTS & ESSENTIAL PI (?) (*) THE USE OF DON'T CARE	E (INRELEVANT CONDITION) (8)
L= SIM (2,4,5 8, 10, 11, 12, 13, 15) - THE "DON'T CARE" EONDITION SHOW	US WHEN THE OUPUT
WILL NEVER HAPPEN OR THE OUR	for the Particular case
TTABCDIF	
- in THE PROCESS OF MINIMIZATION	GROUP THE DON'T CARE" ALONG
$0 0 0 1 0 $ M_1 $AB 90 01 11 10 With 1 (50P) 52 0 (Pos).$	
0 0 1 1 M3 0 1 0 0 Muij	E USED BUT THEY CAN
. O. I.O. I MG	USED
$\frac{1}{1} \frac{1}{1} \frac{1}$	
$\chi_1 \chi_2 = 0 0 1 11$	$\xi = \chi_1 \chi_3 + \overline{\chi}_1 \chi_4 + \chi_1 \overline{\chi}_3 \chi_4$
1 0 1 0 1 0 1 0 1 0 0 0 0 0 0 0 0 0 0 0	
$\begin{array}{cccccccccccccccccccccccccccccccccccc$	
$ \begin{array}{c} \cdot \cdot$	· O · · · · (From iddetta pg 140).
NOTE HERE THE 1 MUST BA	FIKEN THE X NOT NECESSADITY
- THE X COME	S TO OUR ADVANTAGE
FXAMDE LEST UN P.S	
- SUMMARY	
€ FIND ALL PRIME IMPLICANTS → LARGEST GEOUPS OF 1	,4,5,6,8,5).+
· DENTIFY ESSENTIA PT	
- if All 1. NE COVERED - YOU'RE DONE ENGROSSED on This issues of T	(, , , , , , , , , , , , , , , , , , ,
= 11 mos = 15 mos = 100 sc mos =	7 MAN AREZ
· CHOOSE NON-ESSENTIAL VIS FOR 4 MINIMUM COST COVER Pos -> LOOK @ BELOS & CROUP	THEM

$\begin{array}{c ccccccccccccccccccccccccccccccccccc$	- · · · · · · · · · · · · · · · · · · ·
$\frac{1}{10} = \frac{1}{1} = \frac{1}{10} =$	•
Sof form (oner) $\chi_3\chi_4$ $\chi_1\chi_2$ $\chi_1 + \chi_2\chi_3 + \chi_2\chi_3 + \chi_3\chi_4$	•
00 0 0 1 1 1 0 1 0 0 0 0 0 0 0 0 0 0 0	•
11 d d d 10 1 1 d d 13 inspir	•
NOTE: WE DON'T NEED TO COUNT. INVERTERS INTO THE COST. WE MAN	•
ESTIMATE WITHOUT INVERTERS	•
Pos cost: 3 gates + 8 inputs = 11 LESS "REAL ESTATE"	
301° (05): 4 (A7ES + 30° initial in	•

ECE241, Supplement, Oct. 2019 ECE, University of Toronto

5 Variable Karnaugh Map

Bruno Korst - bkf@ece.utoronto.ca

Abstract

This supplement illustrates the configuration, interpretation and use of a 5 variable Karnaugh Map (K-Map).

The 4 Variable K-Map

Below is the general representation of a 4 Variable K-Map. The output of a system represented through this K-Map is a function of 4 input variables: A, B, C and D. A Truth Table for the system must be used to populate this K-Map with 0s and 1s. This K-Map format presented on Figure 1 will be the basis for the 5 variable K-Map.



The 5 Variable K-Map

If the system to be mapped has 5 input variables, it follows that one can represent the 4 variable K-Map twice. For the case below, one 4 variable K-Map is representing the outputs for B, C, D and E when variable A is 0 (A-bar), and the other K-Map is representing the cases when the A is 1 (B, C, D and E are clearly also represented there).



Figure 2. On the left is the K-Map setup for outputs related to \overline{A} ; on the right, to A

Finding Each Variable

Below it is shown how to identify the regions pertaining to some of the variables within the 5 variable K-Map. Finding all regions is left as an exercise.







Figure 4. Regions where C = 1



Figure 5. Regions where E = 0

5 Variable Karnaugh Map — 3/4

Placing an Output on the 5 Variable K-Map

Knowing where all the regions are within the 5 variable K-Map, one can fill out the map based on a Truth Table (TT) with 32 possible outputs. Below, only one output is represented on the map. Assuming that f = 1 when A=0, B=1, C=1, D=0 and E=1, we place the output on the map as shown.





Minimization Using the 5 Variable K-Map

Knowing all this, it is possible to visualize how to group the implicants on the 5 variable K-Map. One can imagine the 4 variable K-Map for \overline{A} hovering above, or overlapping with the 4 variable K-Map for A, and then group the implicants appropriately. From this point on, the example follows an SOP implementation. Note that the designer should base a decision on minimizing *cost*, so the choice of a POS versus an SOP implementation is up to the designer.

Consider the TT below. The exercise is to find a minimum cost implementation using a 5 Variable K-Map. The same methodology to group implicants used for 4, 3 and 2 variable K-Maps applies here. With 5 variables, however, one has the chance to identify groups of 8 implicants as well (as opposed to a maximum of 4), as it will be shown. Should the Truth Table present "don't cares", it is up to the designer to use them as appropriate, in similar fashion to how they are used in for 4, 3 and 2 variable K-Maps.

Α	В	С	D	Е	f
0	0	0	0	0	1
0	0	0	0	1	1
0	0	0	1	0	0
0	0	0	1	1	0
0	0	1	0	0	1
0	0	1	0	1	1
0	0	1	1	0	0
0	0	1	1	1	0
0	1	0	0	0	1
0	1	0	0	1	0
0	1	0	1	0	0
0	1	0	1	1	0
0	1	1	0	0	0
0	1	1	0	1	0
0	1	1	1	0	0
0	1	1	1	1	0

А	B	C	D	E	f	
1	0	0	0	0	1	
1	0	0	0	1	1	
1	0	0	1	0	0	
1	0	0	1	1	0	
1	0	1	0	0	1	
1	0	1	0	1	1	
1	0	1	1	0	1	
1	0	1	1	1	0	
1	1	0	0	0	1	
1	1	0	0	1	0	
1	1	0	1	0	1	
1	1	0	1	1	1	
1	1	1	0	0	0	
1	1	1	0	1	0	ĺ
1	1	1	1	0	1	
1	1	1	1	1	1	1

The Truth Table presented above results in the following 5 variable K-Map. The groups of implicants are shown, highlighted in different colours. There are: one group of 8 implicants (\overline{BD}), two groups of 4 implicants (\overline{CDE} and ABD) and one group of two implicants ($ACD\overline{E}$)





Another way to visualize the interaction between the two halves of the 5 variable K-Map is to attempt to overlap them, as suggested earlier. This is shown in the picture below. One can see how to form the one group of 8 implicants and one of the groups of 4 implicants that span both halves "vertically", with the map for \overline{A} overlapping the map of A.



Figure 8. $f = \overline{BD} + \overline{CDE} + ABD + ACD\overline{E}$

This document was prepared based on I.V. Idoeta & F.G. Capuano, "Elementos de Eletrônica Digital", 40th Ed., Editora Érica, 2008, pp.130-140

5 Variable Karnaugh Map — 4/4

SEQUENTIAL CIRWITS	NOTE: DOOR OPEN -> BUZZ WHEN THE DOOR IS CLOGED ANN -> ALARM STILL ON THAT IS: IT AEME, MARKS THAT THE
· SO FAR, WE HAVE LOOKED AT COMBINATIONAL CIRWITS	DOOR Was once open
. UP TO NOW, THE SUTPUT IS DNLY A FUNCTION OF THE CURRENT WIT	BUZT SENSOR MEMORY ON/OFF ALARM
- for each set of inputs, there is one output value (TT)	I NEED A SYSTEM
· NOW WE WILL LOOK AT CIRCUITS IN WHICH	IN WHICH THE
THE OUTPUT. DEPENDS ON THE WORENT INPUT AND PAST. VALUES OR	PUTPUT of "MEMORY" is) ON/OFF = 1 - RLARM HIGH : SENSOR HIGH => SET
HIGTORY OF INPUTS	(0)/3ff = 0 - 4LARM 3ff : WHEN THE ALDRM is High
Such clawits have "Memory" called <u>STATE</u>	NETATION: ON - ACTIVE ON HICH RESET ARRIVES
• THE BUTPUT is a function of the sequence with which the	$\Im FF \rightarrow "Active on LOw"$
- DIFFERENT SEQUENCES LEAD TO DIFFERENT RESULTS	OPERATION O. ASSUME THAT DOOR is CLOSED
OUTPUT = PRESENT INPUT + STATE	2. $R = 0$ (force $R = 0$)
CUMACTERIZED BY	5. OPEN THE DOOR (SENSOR GOES HIGH, OUTPUT GOES HIGH)
- SINCE WE'RE IGIKING MONT "REMEMBERING" PAST	4. CLOSE THE DOOR (SENSOR GRES LOW) OUTPUT STILL HIGH)
WPUT VALUES, WE ARE REALLY TALKING ABOUT MEMORY	\ldots
(WR'LL SEE THAT MEMORY HERE IS RELATED TO FEEDBACK)	
Let'S SEE AN EXAMPLE IN WHICH WE WISH TO BESIGN AN	Reser R
ALARIN SYSTEM FOR THE BEDROOM DOOR THAT	AN RS LATCH
· ONCE ACTIVATED, DOES NOT TURN OFF WHEN THE DOOR is CLOSED AGAIN.	(OR SR - SET/RESET)
i.e. it "Remembers" or "Stores" THAT	NOTE: FEEDBACK KEY W MAINTAINING & HIGH PRIOZ
THE DODR HAS BEEN OPEN BEFORE	







•		ECE241		ECE241
•	@VERILOG FOR D LARCH - WHAT NOT TO DO	3	VERILOG: BLOCKING VS NON-BLOCKING ASSIGNMENTS	- A
•	rupdule Dlatch (input D, clix, autput &);	2023	=	2023
	reg.Q; · · · · · · · · ·	• • • •	@ BLOCKING EXAMPLE: IF WE DO.	• •
	always @ (*)	,	- COMPLETES & UPDATES LAS . Neg Q1, Q2	• •
•	if(lk = = 1)		- STATEMENTS EVALUATED IN THE begins	• • •
	$\ldots \qquad \qquad$		erder THAT THEY ARE WRITTEN - USED in combinational circuits Q1 = W; Q1 = W;	quels .
	endmodule	,	$(NO CLOCK)$ $Q_z = R_{1}, $ THE VALUE S	ω
•	NOTE: ONE WOULD THINK THAT SINCE WHEN CLK == O WE	• • • •	WHAT WE ARE ACTUALLY DOING is	• •
•	KEED THE OLD VALUE (OR "REMEMBER", OR "LATCH"),	,		
	THEN WE WOULD NOT NEED AN ELSE. THIS IS A PEOBLEM		\ldots	
•	PROPER FLOW LATCH	• • • •		• •
•		• • • •	$(\mathbf{A} = \mathbf{A} + \mathbf{A} +$	• •
•	tALSE IF INTE IF INTE		Ng &I, &Z	
	ELSE JUDEFINED	,	END OF THE AWAYS BLOCK always @ (posed fe clock)	
•	WE WILL ANDID THE USE OF LATCHES, AS WE SHOULD NOT INFOR "	an else	· STATEMENTS ME EVALUATED	• •
•	$\frac{\partial (1)}{\partial (1)} = \frac{\partial (1)}{\partial$	• • • •	- it is used in sequential circuits $Q_2 \leq Q_1$:	
	(* VERALOG FOR FLIP-FLOPS (EUGE-IRIGGERED)		(WHERE WE HAVE A CLOCK) And	
	module DFF (imput D, clock, sulfart a);	,	· · · · · · · · · · · · · · · · · · ·	• •
•	. neg Q;	 D	$ \ldots \ldots$	
•	e THE POSITIVE EDGE DR	T.) .		• • •
	$Q \leq D;$ The clock	,	. QZ is Assibued. THE NALVE of . ON @ THE START OF . THE . ALLIAYS BLOCK .	
	THIS IS AN ASSIGNMENT USED FOR		THEREFORE, BEFORE POEEDGE HAPPENS	
	· · · · · · · · · · · · · · · · EDGED_TRIGGERED MEMORY · (CALLED "NON_BLOU	Kiaig") · · · ·	(Before The clock edge)	• • •
•		• • • • •		• • •



ECEZ	241 LOOK @ Q. 11.1 - BROWN/VRANESIC - VERILOG ECE241
- ASYNCHRONOUS RESET - SENSITIVITY LIST INCLUDES (?)) - if YOU DON'T SIMULATE NOUR DESTIGN, it WILL NOT WORK
RESET, iN ADDITION TO 202	3 if you do simulate it. it Might where
Posedae	- READ THE WARNINGS
(module DEFR annull (most D genet on electric attact a).	- CARCON LINETIAN STOPPARET IT IS SOO STMALLATION SALE TO NOT SULTURE STARTS
	· Vie ALLIARYS BLOCK
	- ALWAYS DRAW THE CIRCUIT THEN WRITE DESCRIPT IT IN CODE
. [always. @ (poxedge clock, negedge reset_m)	
· · · · · · · · · · · · · · · · · · ·	MUX USING PROCEDURAL IF (MUST. BE IN THE ALWAYS BLOCK)
a <= 0, $c = 0$, $c = 0$, $b = 0$	(module MUX_6 (imput x1, x2, s, autput &);
else	neg f;
$(X \leq D)$	$n_2 - 1$
L'anominande	5 (carrier 1, 12, 5) before
- NOTE THAT & WILL CHANCE WHEN RESET M CHANCES (AT ITS NEGATIVE	begin $M = 5 g g \chi_1;$
TIMING DIAGRAM	$=) \qquad \qquad$
	$ \begin{array}{c} & & \\ \\ \\ \\ \\ \\ \\ \\ \\ \\ \\ \\ \\ \\ \\ \\ \\ $
D	E
	- PROBLEM WITH MULTIPLE ALWAYS BLOCKS
	module M (); This will cause
Reserved and the second	wind a, b, c, d; AN EAROR
	$\langle 0281, 229 \rangle$
	always@(*)
LOUGHS RESET	F= a, Ab; (AB1 c - QUARDUS WILL
C NEG EXGE (ASYNCH)	always @ (*) Zuzz PRODUCE AN ENDR
SYNCH - LOCK POSEDGE HAPPENS - is RESET "NOT TRUE"? IF YES _ & LOW TIL NEXT CLOCK POSEDG	$\varepsilon \qquad \qquad$
ASYNCH_CLOCK POSEDGE OR PESET_M NEGEDGE HAPPEN_ IS RESET NOT TEVE"? YES_ Q LO	

