

## Architectures for Programmable DSPs

## Basic Architectural Features

- Programmable DSPs should provide for instructions that one would find in most general microprocessors.
- The basic instruction capabilities (provided with dedicated high-speed hardware) should include:
  - arithmetic operations: add, subtract and multiply
  - ▶ logic operations: AND, OR, XOR, and NOT
  - multiply and accumulate (MAC) operation
  - signal scaling operations before and/or after digital signal processing

# Basic Architectural Features

- A digital signal processor is a specialized microprocessor for the purpose of real-time DSP computing.
- > DSP applications commonly share the following characteristics:
  - Algorithms are mathematically intensive; common algorithms require many multiply and accumulates.
  - Algorithms must run in real-time; processing of a data block must occur before next block arrives.
  - Algorithms are under constant development; DSP systems should be flexible to support changes and improvements in the state-of-the-art.

Dr. Deepa Kundur (University of Toronto) Architectures for Programmable DSPs

2 / 74

Architectures for Programmable DSPs

# **Basic Architectural Features**

- Support architecture should include:
  - ▶ RAM; i.e., on-chip memories for signal samples
  - ROM; on-chip program memory for programs and algorithm parameters such as filter coefficients
  - on-chip registers for storage of intermediate results



## Parallel Multiplier

- Advances in speed and size in VLSI technology have made hardware implementation of parallel or array multipliers possible.
- Parallel multipliers implement a complete multiplication of two binary numbers to generate the product within a single processor cycle!



Architectures for Programmable DSPs DSP Computational Building Blocks

## Parallel Multiplier: Bit Expansion

Consider the multiplication of two <u>unsigned</u> fixed-point integer numbers A and B where A is *m*-bits  $(A_{m-1}, A_{m-2}, ..., A_0)$  and B is *n*-bits  $(B_{n-1}, B_{n-2}, ..., B_0)$ :

$$A = \sum_{i=0}^{m-1} A_i 2^i; \quad 0 \le A \le 2^m - 1, A_i \in \{0, 1\}$$
$$B = \sum_{j=0}^{n-1} B_j 2^j; \quad 0 \le B \le 2^n - 1, B_i \in \{0, 1\}$$

Generally, we will require r-bits where  $r > \max(m, n)$  to represent the product  $P = A \cdot B$ ; known as bit expansion.

## Parallel Multiplier: Bit Expansion

- **Q:** How many bits are required to represent  $P = A \cdot B$ ?
  - Let the minimum number of <u>bits</u> needed to represent the range of P be given by r.
  - ► An *r*-bit unsigned fixed-point integer number can represent values between 0 and 2<sup>r</sup> 1.
  - ► Therefore,  $0 \le P \le 2^r 1$ .  $P_{min} = A_{min} \cdot B_{min} = 0 \cdot 0 = 0$   $P_{max} = A_{max} \cdot B_{max} = (2^m - 1) \cdot (2^n - 1)$  $= 2^{n+m} - 2^m - 2^n + 1$

Dr. Deepa Kundur (University of Toronto) Architectures for Programmable DSPs

Architectures for Programmable DSPs DSP Computational Building Blocks

Parallel Multiplier: Bit Expansion

**Rephrased Q:** How many bits are required to represent  $P_{max}$ ? Therefore,

$$r = \left\lceil \log_2\left(P_{max}\right) \right\rceil = \log_2\left(2^{n+m}\right) = m + n$$

for large *n*, *m*.

# Architectures for Programmable DSPs DSP Computational Building Blocks **Parallel Multiplier: Bit Expansion Rephrased Q:** How many bits are required to represent $P_{max}$ ? $P_{max} = 2^{n+m} - 2^m - 2^n + 1 < 2^{n+m} - 1$ for positive n, m.

 $P_{max} = 2^{n+m} - 2^m - 2^n + 1 \approx 2^{n+m}$  for large n, m.

Dr. Deepa Kundur (University of Toronto) Architectures for Programmable DSPs

Therefore,  $P_{max} < 2^{n+m}$  is a tight bound.

Parallel Multiplier: n = m = 4Example: m = n = 4; note: r = m + n = 4 + 4 = 8.  $P = A \cdot B = \sum_{i=0}^{4-1} A_i 2^i \cdot \sum_{i=0}^{4-1} B_i 2^i$   $= (A_0 2^0 + A_1 2^1 + A_2 2^2 + A_3 2^3) \cdot (B_0 2^0 + B_1 2^1 + B_2 2^2 + B_3 2^3)$   $= A_0 B_0 2^0 + (A_0 B_1 + A_1 B_0) 2^1 + (A_0 B_2 + A_1 B_1 + A_2 B_0) 2^2$   $+ (A_0 B_3 + A_1 B_2 + A_2 B_1 + A_3 B_0) 2^3 + (A_1 B_3 + A_2 B_2 + A_3 B_1) 2^4$   $+ (A_2 B_3 + A_3 B_2) 2^5 + (A_3 B_3) 2^6$  $= P_0 2^0 + P_1 2^1 + P_2 2^2 + P_3 2^3 + P_4 2^4 + P_5 2^5 + P_6 2^6 + P_7 2^7$ 

9 / 74





Example: 
$$m = n = 4$$
; note:  $r = m + n = 4 + 4 = 8$ .  

$$P = A \cdot B = \sum_{i=0}^{4-1} A_i 2^i \cdot \sum_{i=0}^{4-1} B_i 2^i$$

$$= (A_0 2^0 + A_1 2^1 + A_2 2^2 + A_3 2^3) \cdot (B_0 2^0 + B_1 2^1 + B_2 2^2 + B_3 2^3)$$

$$= A_0 B_0 2^0 + (A_0 B_1 + A_1 B_0) 2^1 + (A_0 B_2 + A_1 B_1 + A_2 B_0) 2^2$$

$$+ (A_0 B_3 + A_1 B_2 + A_2 B_1 + A_3 B_0) 2^3 + (A_1 B_3 + A_2 B_2 + A_3 B_1) 2^4$$

$$+ (A_2 B_3 + A_3 B_2) 2^5 + (A_3 B_3) 2^6$$

$$= P_0 2^0 + P_1 2^1 + P_2 2^2 + P_3 2^3 + P_4 2^4 + P_5 2^5 + P_6 2^6 + P_7 2^7$$
Need to compensate for carry-over bits!



# Parallel Multiplier: Braun Multiplier

- Speed: for parallel multiplier the multiplication time is only the longest path delay time through the gates and adders (well within one processor cycle)
- <u>Note</u>: additional hardware before and after the Braun multiplier is required to deal with signed numbers represented in two's complement form.

Dr. Deepa Kundur (University of Toronto) Architectures for Programmable DSPs

Architectures for Programmable DSPs DSP Computational Building Blocks

# Shifter

- required to scale down or scale up operands and results to avoid errors resulting from overflows and underflows during computations
- Note: When computing the sum of N numbers, each represented by n-bits, the overall sum will have n + log<sub>2</sub> N bits
- ► **Q:** Why?
  - Each number is represented with *n* bits.
  - For the sum of **N** numbers,  $P_{max} = \mathbf{N} \times (2^n 1)$ .
  - Therefore,
  - $r = \log_2 P_{max} \approx \log_2 \left( \mathbb{N} \times 2^n \right) = \log_2 2^n + \log_2 \mathbb{N} = n + \log_2 \mathbb{N}.$

# Parallel Multiplier

 Bus Widths: straightforward implementation requires two buses of width *n*-bits and a third bus of width 2*n*-bits, which is expensive to implement



- ▶ To avoid complex bus implementations:
  - program bus can be reused after the multiplication instruction is fetched
  - bus for X can be used for Z by discarding the lower n bits of Z or by saving Z at two successive memory locations

Dr. Deepa Kundur (University of Toronto) Architectures for Programmable DSPs

18 / 74

Architectures for Programmable DSPs DSP Computational Building Blocks

## Shifter

- Q: When is scaling useful?
  - to avoid overflow can scale down each of the N numbers by log<sub>2</sub> N bits before conducting the sum
  - to obtain actual sum scale up the result by log<sub>2</sub> N bits when required
  - trade-off between overflow prevention and accuracy

## Shifter

- Example: Suppose n = 4 and we are summing N = 3 unsigned fixed point integers as follows:
  - $S = x_1 + x_2 + x_3$   $x_1 = 10 = [1 \ 0 \ 1 \ 0]$   $x_2 = 5 = [0 \ 1 \ 0 \ 1]$   $x_3 = 8 = [1 \ 0 \ 0 \ 0]$  $S = 10 + 5 + 8 = 23 > 2^4 - 1 = 15$
- Must scale numbers down by at least  $\log_2 N = \log_2 3 \approx 1.584$ < 2.
- Require scaling through a single right-shift.

Dr. Deepa Kundur (University of Toronto) Architectures for Programmable DSPs

Architectures for Programmable DSPs DSP Computational Building Blocks

## Shifter

Consider the following related example. To scale numbers down by a factor of 2:

- ► To add:
  - $\hat{S} = \hat{x}_1 + \hat{x}_2 + \hat{x}_3 = \mathbf{5} + \mathbf{2} + \mathbf{4} = \mathbf{11} = [1 \ 0 \ 1 \ 1]$
- To scale sum up by a factor of 2 (allow bit expansion here):

$$\tilde{S} = [1 \ 0 \ 1 \ 1 \ 0] = 22 \neq 25 = 11 + 5 + 9 = S$$

21 / 74

Architectures for Programmable DSPs	DSP Computational Building Block	s
, a childectar co i or i rogrammable Dor o	Bor computational Banang Broch	~~

## Shifter

► To scale numbers down by a factor of 2:

$x_1 = 1$	0 =	[1 0 1 0]	$\hat{x}_1$	=	[ <mark>0</mark> 1 0 1]	=	5
$x_2 = 5$	=	[0 1 0 1]	$\hat{x}_2$	=	[ <mark>0</mark> 0 1 0]	=	$2 \neq \frac{5}{2}$
$x_3 = 8$	=	[1 0 0 0]	$\hat{x}_3$	=	<b>[0</b> 1 0 0]	=	4

## ► To add:

$$\hat{S} = \hat{x}_1 + \hat{x}_2 + \hat{x}_3 = 5 + 2 + 4 = 11 = [1 \ 0 \ 1 \ 1]$$

► To scale sum up by a factor of 2 (allow bit expansion here):

$$\tilde{S} = [1 \ 0 \ 1 \ 1 \ 0] = 22 \neq 23 = 10 + 5 + 8 = S$$

Dr. Deepa Kundur (University of Toronto) Architectures for Programmable DSPs

## 22 / 74

Architectures for Programmable DSPs DSP Computational Building Blocks

## Shifter

- ► **Q:** When is scaling useful?
  - Conducting floating point additions, where each operand should be normalized to the same exponent prior to addition
  - one of the operands can be shifted to the required number of bit positions to equalize the exponents

## Architectures for Programmable DSPs DSP Computational Building Blocks

## **Barrel Shifter**

Implementation of a 4-bit shift-right barrel shifter:





# **Barrel Shifter**

- Shifting in conventional microprocessors is implemented by an operation similar to one in a shift register taking one clock cycle for every single bit shift.
  - Many shifts are often required creating a latency of multiple clock cycles.
- Barrel shifters allow shifting of multiple bit positions within one clock cycle reducing latency for real-time DSP computations.



Architectures for Programmable DSPs DSP Computational Building Blocks

# **Barrel Shifter**

Implementation of a 4-bit shift-right barrel shifter:

Input	Shift (Switch)	Output $(B_3B_2B_1B_0)$
$A_3A_2A_1A_0$	0 ( <i>S</i> <sub>0</sub> )	$A_3A_2A_1A_0$
$A_3A_2A_1A_0$	$1(S_1)$	$A_3A_3A_2A_1$
$A_3A_2A_1A_0$	2 ( <mark>S</mark> <sub>2</sub> )	$A_3A_3A_3A_2$
$A_3A_2A_1A_0$	3 ( <i>S</i> <sub>3</sub> )	$A_3A_3A_3A_3$

- logic circuit takes a fraction of a clock cycle to execute
- majority of delay is in decoding the control lines and setting up the path from the input lines to the output lines







# MAC Unit Configuration



- ▶ if N products are to be accumulated, N − 1 multiplies can overlap with the accumulation
  - during the first multiply, the accumulator is idle
  - during the last accumulate, the multiplier is idle since all N products have been computed
- to compute a MAC for N products, N + 1 instruction execution cycles are required
- For N ≫ 1, works out to almost one MAC operation per instruction cycle

## MAC Unit

**Q:** If a sum of 256 products is to be computed using a pipelined MAC unit and if the MAC execution time of the unit is 100 ns, what is the total time required to compute the operation?

## **A**:

For 256 MAC operations, need 257 execution cycles. Total time required =  $257 \times 100 \times 10^{-9}$  sec =  $25.7 \mu$ s

Dr. Deepa Kundur (University of Toronto) Architectures for Programmable DSPs

Architectures for Programmable DSPs DSP Computational Building Blocks
 Arithmetic and Logic Unit
 arithmetic logic unit (ALU) carries out additional arithmetic and logic operations required for a DSP:

 add, subtract, increment, decrement, negate
 AND, OR, NOT, XOR, compare
 shift, multiply (uncommon to general microprocessors)

 with additional features common to general microprocessors:

 status flags for sign, zero, carry and overflow
 overflow management via saturation logic

register files for storing intermediate results

# MAC Unit Overflow and Underflow

Architectures for Programmable DSPs DSP Computational Building Blocks

# nMultiplier Product Register 2nADD/SUB 2nAccumulator 2n

 Strategies to address overflow or underflow:

- accumulator guard bits (i.e., extra bits for the accumulator) added; implication: size of ADD/SUB unit will increase
- barrel shifters at the input and output of MAC unit needed to normalize values
- saturation logic used to assign largest (smallest) values to accumulator when overflow (underflow) occurs

 ${\sf Dr. \ Deepa \ Kundur \ (University \ of \ Toronto) \qquad Architectures \ for \ Programmable \ DSPs}$ 

34 / 74

Architectures for Programmable DSPs Bus Architecture and Memory

# Bus Architecture and Memory

- Bus architecture and memory play a significant role in dictating cost, speed and size of DSPs.
- Common architectures include the von Neumann and Harvard architectures.



- speed: on-chip memories should match the speeds of the ALU operations
- size: the more area chip memory takes, the less area available for other DSP functions

Implications: requires hardware and interconnections increasing cost hardware complexity-speed trade-off needed!

Address

Data

Data

Memory



![](_page_11_Picture_0.jpeg)

## Architectures for Programmable DSPs Data Addressing

## Register Addressing Mode

- ► operand is always in processor register reg
- capability to reference data through its register

Instruction Operation

 $ADD \ reg \qquad reg + A \rightarrow A$ 

- ▶ *reg*: processor register provides operand
- ► A: accumulator register

![](_page_11_Figure_9.jpeg)

Architectures for Programmable DSPs Data Addressing

## Direct Addressing Mode

- ▶ operand is always in memory location *mem*
- capability to reference data by giving its memory location directly

Instruction Operation

ADD mem  $mem + A \rightarrow A$ 

- mem: specified memory location provides operand (e.g., memory could hold input signal value)
- ► A: accumulator register

# Indirect Addressing Mode

- operand memory location is variable
- operand address is given by the value of register *addreg*
- operand accessed using pointer addrreg

Instruction

## Operation

 $ADD * addrreg * addrreg + A \rightarrow A$ 

- addrreg: needs to be loaded with the register location before use
- A: accumulator register

Dr. Deepa Kundur (University of Toronto) Architectures for Programmable DSPs

Architectures for Programmable DSPs Data Addressing

# Special Addressing Modes

## Circular Addressing:

- Can avoid constantly testing for the need to wrap.
- Suppose we consider eight registers to store an incoming data stream.

Reference	Index					Address
$0=0 \mod$	8 = 8	$\verb+mod$	<b>8</b> = 16	$\verb+mod$	8	<b>000</b> = <b>0</b>
$1=1 \mod$	<b>8</b> = <b>9</b>	$\verb+mod$	<b>8</b> = 17	$\verb+mod$	8	<b>001</b> = <b>1</b>
$2=2 \mod$	<b>8</b> = <b>10</b>	$\verb+mod$	<mark>8</mark> = 18	$\verb+mod$	8	<b>010</b> = 2
3=3  mod	8 = 11	$\verb+mod$	<b>8</b> = 19	$\verb+mod$	8	<b>011</b> = 3
$4 = 4 \mod$	<b>8</b> = 12	mod	<b>8</b> = 20	mod	8	100 = 4
5=5  mod	8 = 13	$\verb+mod$	<mark>8</mark> = 21	$\verb+mod$	8	<b>101</b> = 5
$6 = 6 \mod$	8 = 14	mod	<b>8</b> = 22	mod	8	<b>110</b> = 6
$7 = 7 \mod$	8 = 15	mod	<mark>8</mark> = 23	mod	8	111 = 7

# Special Addressing Modes

- Circular Addressing Mode: circular buffer allows one to handle a continuous stream of incoming data samples; once the end of the buffer is reached, samples are wrapped around and added to the beginning again
  - useful for implementing real-time digital signal processing where the input stream is effectively continuous
- Bit-Reversed Addressing Mode: address generation unit can be provided with the capability of providing bit-reversed indices
  - useful for implementing radix-2 FFT (fast Fourier Transform) algorithms where either the input or output is in bit-reversed order

Dr. Deepa Kundur (University of Toronto) Architectures for Programmable DSPs

50 / 74

Architectures for Programmable DSPs Data Addressing

# Special Addressing Modes

Bit-Reversed Addressing:

Input	In	dex	0	utput	t lı	nde	ex
000	=	0		000	=	0	
001	=	1		<b>1</b> 00	=	4	
010	=	2		<mark>010</mark>	=	2	
011	=	3		<b>1</b> 10	=	6	
<b>100</b>	=	4		<mark>0</mark> 01	=	1	
101	=	5		<b>1</b> 01	=	5	
<b>1</b> 10	=	6		<b>011</b>	=	3	
<b>111</b>	=	7		<b>1</b> 11	=	7	

![](_page_13_Figure_0.jpeg)

## Architectures for Programmable DSPs Speed Issues

## Hardware Architecture

- dedicated hardware support for multiplications, scaling, loops and repeats, and special addressing modes are essential for fast DSP implementations
- Harvard architecture significantly improves program execution time compared to von Neumann
- on-chip memories aid speed of program execution considerably

![](_page_13_Figure_6.jpeg)

## Architectures for Programmable DSPs Speed Issues

## Parallelism

## Parallelism means:

- provision of multiple function units, which may operate in parallel to increase throughput
  - multiple memories
  - different ALUs for data and address computations
- advantage: algorithms can perform more than one operation at a time increasing speed
- disadvantage: complex hardware required to control units and make sure instructions and data can be fetched simultaneously

### Architectures for Programmable DSPs Speed Issues

## Pipelining

- architectural feature in which an instruction is broken into a number of steps
  - a separate unit performs each step at the same time usually working on different stage of data
- advantage: if repeated use of the instruction is required, then after an initial latency the output throughput becomes one instruction per unit time
- disadvantages: pipeline latency, having to break instructions up into equally-timed units

Dr. Deepa Kundur (University of Toronto) Architectures for Programmable DSPs

57 / 74

Architectures for Programmable DSPs Speed Issues

# System Level Parallelism and Pipelining

Consider 8-tap FIR filter:

$$y(n) = \sum_{k=0}^{7} h(k)x(n-k)$$
  
=  $h(0)x(n) + h(1)x(n-1) + h(2)x(n-2) + \cdots$   
 $\cdots + h(6)x(n-6) + h(7)x(n-7)$ 

 can be implemented in many ways depending on number of multipliers and accumulators available Architectures for Programmable DSPs Speed Issues

# Pipelining Example

e steps: p 1: inst p 2: inst p 3: oper p 4: exec	ruction : ruction of and fetcl	fetch lecode 1				
ep 5: save						
ime Slot	Step 1	Step 2	Step 3	Step 4	Step 5	Result
0	Inst 1					
1	Inst 2	Inst 1				
2	Inst 3	Inst 2	lnst 1			
3	Inst 4	Inst 3	Inst 2	Inst 1		
4	Inst 5	Inst 4	Inst 3	Inst 2	Inst 1 complete	
5	Inst 6	Inst 5	Inst 4	Inst 3	Inst 2 complete	
	÷	:	:	:	:	:
nplifying a	ssumption	: all steps	take equa	al time		
	•		•			
	(11	Toronto)	Architecture	c for Program	moble DSPs	

## Architectures for Programmable DSPs Speed Issues

## System Level Parallelism and Pipelining

Consider 8-tap FIR filter:

▶ input needed in registers is

$$[x(n) x(n-1) x(n-2) \cdots x(n-7)]$$

► time to produce y(n) = time to process the input block  $[x(n) x(n-1) x(n-2) \cdots x(n-7)]$ 

$$y(n) = h(0)x(n) + h(1)x(n-1) + h(2)x(n-2) + \dots + h(6)x(n-6) + h(7)x(n-7)$$

- new input x(n+1) can be processed after y(n) is produced
- corresponding input needed in registers is  $[x(n+1) x(n) x(n-1) \cdots x(n-6)]$

Dr. Deepa Kundur (University of Toronto) Architectures for Programmable DSPs

# System Level Parallelism and Pipelining

## Consider 8-tap FIR filter:

- If it takes T<sub>B</sub> time units to process the register block, then for a continuous input stream the throughput is one output sample per T<sub>B</sub> time units.
- A new input sample is placed into the register block every  $T_B$  time units.

Time	Register Block
0	$[x(n) x(n-1) x(n-2) \cdots x(n-7)]$
$T_B$	$[x(n+1) x(n) x(n-1) \cdots x(n-6)]$
$2T_B$	$[x(n+2) x(n+1) x(n) \cdots x(n-5)]$
3 <i>T</i> <sub>B</sub>	$[x(n+3) x(n+2) x(n+1) \cdots x(n-4)]$
:	:

• A shift in the register block every  $T_B$  time units is needed to accommodate a new input sample.

61 / 74

Dr. Deepa Kundur (University of Toronto) Architectures for Programmable DSPs

![](_page_15_Figure_8.jpeg)

# System Level Parallelism and Pipelining

## Consider 8-tap FIR filter:

- If the sampling period  $T_S$  is larger than  $T_B$ , then buffering is needed.
- If the sampling period  $T_S$  is less than  $T_B$ , then the processor may be idle.
- $T_B$  can be reduced with appropriate parallelism and pipelining.

Dr. Deepa Kundur (University of Toronto) Architectures for Programmable DSPs

![](_page_15_Figure_16.jpeg)

![](_page_16_Figure_0.jpeg)

At t = 3T

• Accumulator = h(0)x(n) + h(1)x(n-1) + h(2)x(n-2)

Dr. Deepa Kundur (University of Toronto) Architectures for Programmable DSPs

• Accumulator = h(0)x(n) + h(1)x(n-1) + h(2)x(n-2) + h(3)x(n-3)

![](_page_17_Figure_0.jpeg)

![](_page_17_Figure_1.jpeg)

![](_page_17_Figure_2.jpeg)

![](_page_18_Figure_0.jpeg)

![](_page_18_Figure_1.jpeg)